Embedded/DSView
1
0
Fork 0
mirror of https://github.com/DreamSourceLab/DSView.git synced 2025-01-13 13:32:53 +08:00
Code Issues Projects Releases Wiki Activity

optimize vth voltage for DSLogic

Browse Source
This commit is contained in:
DreamSourceLab 2023-09-27 05:14:27 -07:00
parent aefa5a7c27
commit b2937902c0
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
libsigrok4DSL/hardware/DSL/dslogic.c
View File

@ -1101,9 +1101,9 @@ static int config_set(int id, GVariant *data, struct sr_dev_inst *sdi,
devc->vth = g_variant_get_double(data); devc->vth = g_variant_get_double(data);
if (devc->profile->dev_caps.feature_caps & CAPS_FEATURE_MAX25_VTH) if (devc->profile->dev_caps.feature_caps & CAPS_FEATURE_MAX25_VTH)
ret = dsl_wr_reg(sdi, VTH_ADDR, (uint8_t)(devc->vth/5.0*(2.5/3.3)*255)); ret = dsl_wr_reg(sdi, VTH_ADDR, (uint8_t)(devc->vth/3.3*(1.0/2.0)*255));
else else
ret = dsl_wr_reg(sdi, VTH_ADDR, (uint8_t)(devc->vth/5.0*255)); ret = dsl_wr_reg(sdi, VTH_ADDR, (uint8_t)(devc->vth/3.3*(1.5/2.5)*255));
} }
else if (id == SR_CONF_MAX_HEIGHT) { else if (id == SR_CONF_MAX_HEIGHT) {
stropt = g_variant_get_string(data, NULL); stropt = g_variant_get_string(data, NULL);
@ -1273,9 +1273,9 @@ static int dev_open(struct sr_dev_inst *sdi)
if ((ret = dsl_dev_open(di, sdi, &fpga_done)) == SR_OK) { if ((ret = dsl_dev_open(di, sdi, &fpga_done)) == SR_OK) {
if (devc->profile->dev_caps.feature_caps & CAPS_FEATURE_MAX25_VTH) if (devc->profile->dev_caps.feature_caps & CAPS_FEATURE_MAX25_VTH)
ret = dsl_wr_reg(sdi, VTH_ADDR, (uint8_t)(devc->vth/5.0*(2.5/3.3)*255)); ret = dsl_wr_reg(sdi, VTH_ADDR, (uint8_t)(devc->vth/3.3*(1.0/2.0)*255));
else else
ret = dsl_wr_reg(sdi, VTH_ADDR, (uint8_t)(devc->vth/5.0*255)); ret = dsl_wr_reg(sdi, VTH_ADDR, (uint8_t)(devc->vth/3.3*(1.5/2.5)*255));
if (ret != SR_OK){ if (ret != SR_OK){
sr_err("%s:%d, Failed to call dsl_wr_reg()!", sr_err("%s:%d, Failed to call dsl_wr_reg()!",