Embedded/DSView
1
0
Fork 0
mirror of https://github.com/DreamSourceLab/DSView.git synced 2025-01-23 13:42:55 +08:00
Code Issues Projects Releases Wiki Activity

decoder repair : rgb_led_ws281x can't decoder last bit

Browse Source
This commit is contained in:
yunyaobaihong 2023-05-15 17:22:01 +08:00
parent c66924cc07
commit fd706b63bc
1 changed files with 16 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
libsigrokdecode4DSL/decoders/rgb_led_ws281x/pd.py
View File

@ -162,6 +162,14 @@ class Decoder(srd.Decoder):
# Ideal duty for T0H: 33%, T1H: 66%. # Ideal duty for T0H: 33%, T1H: 66%.
self.bit_ = (tH_samples / period) > 0.5 self.bit_ = (tH_samples / period) > 0.5
def end(self):
if self.state == 'BIT FALLING':
self.check_bit_(self.last_samplenum)
self.put(self.ss, self.es, self.out_ann,
[0, ['%d' % self.bit_]])
self.bits.append(self.bit_)
self.handle_bits(self.es)
def decode(self): def decode(self):
if not self.samplerate: if not self.samplerate:
@ -185,7 +193,9 @@ class Decoder(srd.Decoder):
self.ss = self.samplenum self.ss = self.samplenum
self.ss_packet = self.samplenum self.ss_packet = self.samplenum
self.wait({0: 'e'}) self.wait({0: 'e'})
self.state = 'BIT FALLING' self.state = 'BIT FALLING'
elif self.state == 'RESET': elif self.state == 'RESET':
self.put(self.ss, self.es, self.out_ann, [1, ['RESET', 'RST', 'R']]) self.put(self.ss, self.es, self.out_ann, [1, ['RESET', 'RST', 'R']])
self.bits = [] self.bits = []
@ -193,13 +203,17 @@ class Decoder(srd.Decoder):
self.ss_packet = self.samplenum self.ss_packet = self.samplenum
self.wait({0: 'e'}) self.wait({0: 'e'})
self.state = 'BIT FALLING' self.state = 'BIT FALLING'
elif self.state == 'BIT FALLING': elif self.state == 'BIT FALLING':
self.es = self.samplenum self.es = self.samplenum
self.wait({0: 'e'}) self.wait({0: 'e'})
if ((self.samplenum - self.es) / self.samplerate > 50e-6): if ((self.samplenum - self.es) / self.samplerate > 50e-6):
self.check_bit_(self.samplenum) self.check_bit_(self.samplenum)
self.put(self.ss, self.es, self.out_ann, self.put(self.ss, self.es, self.out_ann,
[0, ['%d' % self.bit_]]) [0, ['%d' % self.bit_]])
self.bits.append(self.bit_) self.bits.append(self.bit_)
self.handle_bits(self.es) self.handle_bits(self.es)
@ -208,6 +222,7 @@ class Decoder(srd.Decoder):
self.state = 'RESET' self.state = 'RESET'
else: else:
self.state = 'BIT RISING' self.state = 'BIT RISING'
elif self.state == 'BIT RISING': elif self.state == 'BIT RISING':
self.check_bit_(self.samplenum) self.check_bit_(self.samplenum)
self.put(self.ss, self.samplenum, self.out_ann, self.put(self.ss, self.samplenum, self.out_ann,