mirror of
https://github.com/DreamSourceLab/DSView.git
synced 2025-01-13 13:32:53 +08:00
37 lines
1.3 KiB
Python
Executable File
37 lines
1.3 KiB
Python
Executable File
##
|
|
## This file is part of the libsigrokdecode project.
|
|
##
|
|
## Copyright (C) 2014 Daniel Elstner <daniel.kitta@gmail.com>
|
|
##
|
|
## This program is free software; you can redistribute it and/or modify
|
|
## it under the terms of the GNU General Public License as published by
|
|
## the Free Software Foundation; either version 3 of the License, or
|
|
## (at your option) any later version.
|
|
##
|
|
## This program is distributed in the hope that it will be useful,
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
## GNU General Public License for more details.
|
|
##
|
|
## You should have received a copy of the GNU General Public License
|
|
## along with this program; if not, see <http://www.gnu.org/licenses/>.
|
|
##
|
|
|
|
'''
|
|
The Zilog Z80 is an 8-bit microprocessor compatible with the Intel 8080.
|
|
|
|
In addition to the 8-bit data bus, this decoder requires the input signals
|
|
/M1 (machine cycle), /RD (read) and /WR (write) to do its work. An explicit
|
|
clock signal is not required. However, the Z80 CPU clock may be used as
|
|
sampling clock, if applicable.
|
|
|
|
Notes on the Z80 opcode format and descriptions of both documented and
|
|
"undocumented" opcodes are available here:
|
|
|
|
Details:
|
|
http://www.z80.info/decoding.htm
|
|
http://clrhome.org/table/
|
|
'''
|
|
|
|
from .pd import Decoder
|