mirror of
https://gitee.com/Lyon1998/pikapython.git
synced 2025-01-22 17:12:55 +08:00
163 lines
4.0 KiB
C
163 lines
4.0 KiB
C
#ifndef __COMMON_H
|
||
#define __COMMON_H
|
||
#include "stm32f4xx.h"
|
||
|
||
//////////////////////////////////////////////////////////////////////////////////
|
||
|
||
//<2F><><EFBFBD><EFBFBD>һЩ<D2BB><D0A9><EFBFBD>õ<EFBFBD><C3B5><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>Ͷ̹ؼ<CCB9><D8BC><EFBFBD>
|
||
typedef int32_t s32;
|
||
typedef int16_t s16;
|
||
typedef int8_t s8;
|
||
|
||
typedef const int32_t sc32;
|
||
typedef const int16_t sc16;
|
||
typedef const int8_t sc8;
|
||
|
||
typedef __IO int32_t vs32;
|
||
typedef __IO int16_t vs16;
|
||
typedef __IO int8_t vs8;
|
||
|
||
typedef __I int32_t vsc32;
|
||
typedef __I int16_t vsc16;
|
||
typedef __I int8_t vsc8;
|
||
|
||
typedef uint32_t u32;
|
||
typedef uint16_t u16;
|
||
typedef uint8_t u8;
|
||
|
||
typedef const uint32_t uc32;
|
||
typedef const uint16_t uc16;
|
||
typedef const uint8_t uc8;
|
||
|
||
typedef __IO uint32_t vu32;
|
||
typedef __IO uint16_t vu16;
|
||
typedef __IO uint8_t vu8;
|
||
|
||
typedef __I uint32_t vuc32;
|
||
typedef __I uint16_t vuc16;
|
||
typedef __I uint8_t vuc8;
|
||
|
||
typedef struct
|
||
{
|
||
u16 data0:1;
|
||
u16 data1:1;
|
||
u16 data2:1;
|
||
u16 data3:1;
|
||
u16 data4:1;
|
||
u16 data5:1;
|
||
u16 data6:1;
|
||
u16 data7:1;
|
||
u16 data8:1;
|
||
u16 data9:1;
|
||
u16 data10:1;
|
||
u16 data11:1;
|
||
u16 data12:1;
|
||
u16 data13:1;
|
||
u16 data14:1;
|
||
u16 data15:1;
|
||
}_gpio_group;
|
||
|
||
//λ<><CEBB><EFBFBD><EFBFBD><EFBFBD><EFBFBD>,ʵ<><CAB5>51<35><31><EFBFBD>Ƶ<EFBFBD>GPIO<49><4F><EFBFBD>ƹ<EFBFBD><C6B9><EFBFBD>
|
||
//<2F><><EFBFBD><EFBFBD>ʵ<EFBFBD><CAB5>˼<EFBFBD><CBBC>,<2C>ο<EFBFBD><<CM3Ȩ<33><C8A8>ָ<EFBFBD><D6B8>>><3E><><EFBFBD><EFBFBD><EFBFBD><EFBFBD>(87ҳ~92ҳ).M4ͬM3<4D><33><EFBFBD><EFBFBD>,ֻ<>ǼĴ<C7BC><C4B4><EFBFBD><EFBFBD><EFBFBD>ַ<EFBFBD><D6B7><EFBFBD><EFBFBD>.
|
||
//IO<49>ڲ<EFBFBD><DAB2><EFBFBD><EFBFBD>궨<EFBFBD><EAB6A8>
|
||
#define BITBAND(addr, bitnum) ((addr & 0xF0000000)+0x2000000+((addr &0xFFFFF)<<5)+(bitnum<<2))
|
||
#define MEM_ADDR(addr) *((volatile unsigned long *)(addr))
|
||
#define BIT_ADDR(addr, bitnum) MEM_ADDR(BITBAND(addr, bitnum))
|
||
//IO<49>ڵ<EFBFBD>ַӳ<D6B7><D3B3>
|
||
#define GPIOA_ODR_Addr (GPIOA_BASE+20) //0x40020014
|
||
#define GPIOB_ODR_Addr (GPIOB_BASE+20) //0x40020414
|
||
#define GPIOC_ODR_Addr (GPIOC_BASE+20) //0x40020814
|
||
#define GPIOD_ODR_Addr (GPIOD_BASE+20) //0x40020C14
|
||
#define GPIOE_ODR_Addr (GPIOE_BASE+20) //0x40021014
|
||
#define GPIOF_ODR_Addr (GPIOF_BASE+20) //0x40021414
|
||
#define GPIOG_ODR_Addr (GPIOG_BASE+20) //0x40021814
|
||
#define GPIOH_ODR_Addr (GPIOH_BASE+20) //0x40021C14
|
||
#define GPIOI_ODR_Addr (GPIOI_BASE+20) //0x40022014
|
||
|
||
#define GPIOA_IDR_Addr (GPIOA_BASE+16) //0x40020010
|
||
#define GPIOB_IDR_Addr (GPIOB_BASE+16) //0x40020410
|
||
#define GPIOC_IDR_Addr (GPIOC_BASE+16) //0x40020810
|
||
#define GPIOD_IDR_Addr (GPIOD_BASE+16) //0x40020C10
|
||
#define GPIOE_IDR_Addr (GPIOE_BASE+16) //0x40021010
|
||
#define GPIOF_IDR_Addr (GPIOF_BASE+16) //0x40021410
|
||
#define GPIOG_IDR_Addr (GPIOG_BASE+16) //0x40021810
|
||
#define GPIOH_IDR_Addr (GPIOH_BASE+16) //0x40021C10
|
||
#define GPIOI_IDR_Addr (GPIOI_BASE+16) //0x40022010
|
||
|
||
//IO<49>ڲ<EFBFBD><DAB2><EFBFBD>,ֻ<>Ե<EFBFBD>һ<EFBFBD><D2BB>IO<49><4F>!
|
||
//ȷ<><C8B7>n<EFBFBD><6E>ֵС<D6B5><D0A1>16!
|
||
#define PAout(n) BIT_ADDR(GPIOA_ODR_Addr,n) //<2F><><EFBFBD><EFBFBD>
|
||
#define PAin(n) BIT_ADDR(GPIOA_IDR_Addr,n) //<2F><><EFBFBD><EFBFBD>
|
||
|
||
#define PBout(n) BIT_ADDR(GPIOB_ODR_Addr,n) //<2F><><EFBFBD><EFBFBD>
|
||
#define PBin(n) BIT_ADDR(GPIOB_IDR_Addr,n) //<2F><><EFBFBD><EFBFBD>
|
||
|
||
#define PCout(n) BIT_ADDR(GPIOC_ODR_Addr,n) //<2F><><EFBFBD><EFBFBD>
|
||
#define PCin(n) BIT_ADDR(GPIOC_IDR_Addr,n) //<2F><><EFBFBD><EFBFBD>
|
||
|
||
#define PDout(n) BIT_ADDR(GPIOD_ODR_Addr,n) //<2F><><EFBFBD><EFBFBD>
|
||
#define PDin(n) BIT_ADDR(GPIOD_IDR_Addr,n) //<2F><><EFBFBD><EFBFBD>
|
||
|
||
#define PEout(n) BIT_ADDR(GPIOE_ODR_Addr,n) //<2F><><EFBFBD><EFBFBD>
|
||
#define PEin(n) BIT_ADDR(GPIOE_IDR_Addr,n) //<2F><><EFBFBD><EFBFBD>
|
||
|
||
#define PFout(n) BIT_ADDR(GPIOF_ODR_Addr,n) //<2F><><EFBFBD><EFBFBD>
|
||
#define PFin(n) BIT_ADDR(GPIOF_IDR_Addr,n) //<2F><><EFBFBD><EFBFBD>
|
||
|
||
#define PGout(n) BIT_ADDR(GPIOG_ODR_Addr,n) //<2F><><EFBFBD><EFBFBD>
|
||
#define PGin(n) BIT_ADDR(GPIOG_IDR_Addr,n) //<2F><><EFBFBD><EFBFBD>
|
||
|
||
#define PHout(n) BIT_ADDR(GPIOH_ODR_Addr,n) //<2F><><EFBFBD><EFBFBD>
|
||
#define PHin(n) BIT_ADDR(GPIOH_IDR_Addr,n) //<2F><><EFBFBD><EFBFBD>
|
||
|
||
#define PIout(n) BIT_ADDR(GPIOI_ODR_Addr,n) //<2F><><EFBFBD><EFBFBD>
|
||
#define PIin(n) BIT_ADDR(GPIOI_IDR_Addr,n) //<2F><><EFBFBD><EFBFBD>
|
||
|
||
#define SYSCLK 168 //ϵͳʱ<CDB3><CAB1>
|
||
|
||
//<2F><><EFBFBD><EFBFBD>Ϊ<EFBFBD><CEAA><EFBFBD>ຯ<EFBFBD><E0BAAF>
|
||
void WFI_SET(void); //ִ<><D6B4>WFIָ<49><D6B8>
|
||
void INTX_DISABLE(void); //<2F>ر<EFBFBD><D8B1><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ж<EFBFBD>
|
||
void INTX_ENABLE(void); //<2F><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ж<EFBFBD>
|
||
void MSR_MSP(u32 addr); //<2F><><EFBFBD>ö<EFBFBD>ջ<EFBFBD><D5BB>ַ
|
||
|
||
void GPIO_group_OUT(_gpio_group *group,u16 outdata);
|
||
void GPIO_bits_OUT(GPIO_TypeDef* GPIOx, u8 start_bit, u8 bit_size,u16 outdata);
|
||
|
||
void Stm32_Clock_Init(u32 plln,u32 pllm,u32 pllp,u32 pllq);//ʱ<><CAB1>ϵͳ<CFB5><CDB3><EFBFBD><EFBFBD>
|
||
|
||
void delay_init(void);
|
||
void delay_ms(u16 nms);
|
||
void delay_us(u32 nus);
|
||
|
||
#endif
|
||
|
||
|
||
|
||
|
||
|
||
|
||
|
||
|
||
|
||
|
||
|
||
|
||
|
||
|
||
|
||
|
||
|
||
|
||
|
||
|
||
|
||
|
||
|
||
|
||
|
||
|
||
|
||
|
||
|