mirror of
https://gitee.com/Lyon1998/pikapython.git
synced 2025-01-15 17:02:53 +08:00
226 lines
8.2 KiB
ArmAsm
226 lines
8.2 KiB
ArmAsm
;/*!
|
|
; * @file startup_apm32f030.s
|
|
; *
|
|
; * @brief CMSIS Cortex-M0 PLUS based Core Device Startup File for Device startup_apm32f030
|
|
; *
|
|
; * @version V1.0.1
|
|
; *
|
|
; * @date 2021-07-01
|
|
; *
|
|
; */
|
|
|
|
; <h> Stack Configuration
|
|
; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
|
; </h>
|
|
|
|
Stack_Size EQU 0x00000400
|
|
|
|
AREA STACK, NOINIT, READWRITE, ALIGN=3
|
|
Stack_Mem SPACE Stack_Size
|
|
__initial_sp
|
|
|
|
|
|
; <h> Heap Configuration
|
|
; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
|
; </h>
|
|
|
|
Heap_Size EQU 0x00001800
|
|
|
|
AREA HEAP, NOINIT, READWRITE, ALIGN=3
|
|
__heap_base
|
|
Heap_Mem SPACE Heap_Size
|
|
__heap_limit
|
|
|
|
PRESERVE8
|
|
THUMB
|
|
|
|
|
|
; Vector Table Mapped to Address 0 at Reset
|
|
AREA RESET, DATA, READONLY
|
|
EXPORT __Vectors
|
|
EXPORT __Vectors_End
|
|
EXPORT __Vectors_Size
|
|
|
|
__Vectors DCD __initial_sp ; Top of Stack
|
|
DCD Reset_Handler ; Reset Handler
|
|
DCD NMI_Handler ; NMI Handler
|
|
DCD HardFault_Handler ; Hard Fault Handler
|
|
DCD 0 ; Reserved
|
|
DCD 0 ; Reserved
|
|
DCD 0 ; Reserved
|
|
DCD 0 ; Reserved
|
|
DCD 0 ; Reserved
|
|
DCD 0 ; Reserved
|
|
DCD 0 ; Reserved
|
|
DCD SVC_Handler ; SVCall Handler
|
|
DCD 0 ; Reserved
|
|
DCD 0 ; Reserved
|
|
DCD PendSV_Handler ; PendSV Handler
|
|
DCD SysTick_Handler ; SysTick Handler
|
|
|
|
; External Interrupts
|
|
DCD WWDT_IRQHandler ; Window Watchdog
|
|
DCD 0 ; Reserved
|
|
DCD RTC_IRQHandler ; RTC through EINT Line
|
|
DCD FMC_IRQHandler ; FLASH
|
|
DCD RCM_IRQHandler ; RCM
|
|
DCD EINT0_1_IRQHandler ; EINT Line 0 and 1
|
|
DCD EINT2_3_IRQHandler ; EINT Line 2 and 3
|
|
DCD EINT4_15_IRQHandler ; EINT Line 4 to 15
|
|
DCD 0 ; Reserved
|
|
DCD DMA1_CH1_IRQHandler ; DMA1 Channel 1
|
|
DCD DMA1_CH2_3_IRQHandler ; DMA1 Channel 2 and Channel 3
|
|
DCD DMA1_CH4_5_IRQHandler ; DMA1 Channel 4 and Channel 5
|
|
DCD ADC1_IRQHandler ; ADC1
|
|
DCD TMR1_BRK_UP_TRG_COM_IRQHandler ; TMR1 Break, Update, Trigger and Commutation
|
|
DCD TMR1_CC_IRQHandler ; TMR1 Capture Compare
|
|
DCD 0 ; Reserved
|
|
DCD TMR3_IRQHandler ; TMR3
|
|
DCD TMR6_IRQHandler ; TMR6
|
|
DCD TMR7_IRQHandler ; TMR7
|
|
DCD TMR14_IRQHandler ; TMR14
|
|
DCD TMR15_IRQHandler ; TMR15
|
|
DCD TMR16_IRQHandler ; TMR16
|
|
DCD TMR17_IRQHandler ; TMR17
|
|
DCD I2C1_IRQHandler ; I2C1
|
|
DCD I2C2_IRQHandler ; I2C2
|
|
DCD SPI1_IRQHandler ; SPI1
|
|
DCD SPI2_IRQHandler ; SPI2
|
|
DCD USART1_IRQHandler ; USART1
|
|
DCD USART2_IRQHandler ; USART2
|
|
DCD USART3_6_IRQHandler ; USART3,USART4,USART5,USART6
|
|
|
|
__Vectors_End
|
|
|
|
__Vectors_Size EQU __Vectors_End - __Vectors
|
|
|
|
AREA |.text|, CODE, READONLY
|
|
|
|
; Reset handler routine
|
|
Reset_Handler PROC
|
|
EXPORT Reset_Handler [WEAK]
|
|
IMPORT __main
|
|
IMPORT SystemInit
|
|
LDR R0, =SystemInit
|
|
BLX R0
|
|
LDR R0, =__main
|
|
BX R0
|
|
ENDP
|
|
|
|
; Dummy Exception Handlers (infinite loops which can be modified)
|
|
|
|
NMI_Handler PROC
|
|
EXPORT NMI_Handler [WEAK]
|
|
B .
|
|
ENDP
|
|
HardFault_Handler\
|
|
PROC
|
|
EXPORT HardFault_Handler [WEAK]
|
|
B .
|
|
ENDP
|
|
SVC_Handler PROC
|
|
EXPORT SVC_Handler [WEAK]
|
|
B .
|
|
ENDP
|
|
PendSV_Handler PROC
|
|
EXPORT PendSV_Handler [WEAK]
|
|
B .
|
|
ENDP
|
|
SysTick_Handler PROC
|
|
EXPORT SysTick_Handler [WEAK]
|
|
B .
|
|
ENDP
|
|
|
|
Default_Handler PROC
|
|
|
|
EXPORT WWDT_IRQHandler [WEAK]
|
|
EXPORT RTC_IRQHandler [WEAK]
|
|
EXPORT FMC_IRQHandler [WEAK]
|
|
EXPORT RCM_IRQHandler [WEAK]
|
|
EXPORT EINT0_1_IRQHandler [WEAK]
|
|
EXPORT EINT2_3_IRQHandler [WEAK]
|
|
EXPORT EINT4_15_IRQHandler [WEAK]
|
|
EXPORT DMA1_CH1_IRQHandler [WEAK]
|
|
EXPORT DMA1_CH2_3_IRQHandler [WEAK]
|
|
EXPORT DMA1_CH4_5_IRQHandler [WEAK]
|
|
EXPORT ADC1_IRQHandler [WEAK]
|
|
EXPORT TMR1_BRK_UP_TRG_COM_IRQHandler [WEAK]
|
|
EXPORT TMR1_CC_IRQHandler [WEAK]
|
|
EXPORT TMR3_IRQHandler [WEAK]
|
|
EXPORT TMR6_IRQHandler [WEAK]
|
|
EXPORT TMR7_IRQHandler [WEAK]
|
|
EXPORT TMR14_IRQHandler [WEAK]
|
|
EXPORT TMR15_IRQHandler [WEAK]
|
|
EXPORT TMR16_IRQHandler [WEAK]
|
|
EXPORT TMR17_IRQHandler [WEAK]
|
|
EXPORT I2C1_IRQHandler [WEAK]
|
|
EXPORT I2C2_IRQHandler [WEAK]
|
|
EXPORT SPI1_IRQHandler [WEAK]
|
|
EXPORT SPI2_IRQHandler [WEAK]
|
|
EXPORT USART1_IRQHandler [WEAK]
|
|
EXPORT USART2_IRQHandler [WEAK]
|
|
EXPORT USART3_6_IRQHandler [WEAK]
|
|
|
|
|
|
WWDT_IRQHandler
|
|
RTC_IRQHandler
|
|
FMC_IRQHandler
|
|
RCM_IRQHandler
|
|
EINT0_1_IRQHandler
|
|
EINT2_3_IRQHandler
|
|
EINT4_15_IRQHandler
|
|
DMA1_CH1_IRQHandler
|
|
DMA1_CH2_3_IRQHandler
|
|
DMA1_CH4_5_IRQHandler
|
|
ADC1_IRQHandler
|
|
TMR1_BRK_UP_TRG_COM_IRQHandler
|
|
TMR1_CC_IRQHandler
|
|
TMR3_IRQHandler
|
|
TMR6_IRQHandler
|
|
TMR7_IRQHandler
|
|
TMR14_IRQHandler
|
|
TMR15_IRQHandler
|
|
TMR16_IRQHandler
|
|
TMR17_IRQHandler
|
|
I2C1_IRQHandler
|
|
I2C2_IRQHandler
|
|
SPI1_IRQHandler
|
|
SPI2_IRQHandler
|
|
USART1_IRQHandler
|
|
USART2_IRQHandler
|
|
USART3_6_IRQHandler
|
|
|
|
B .
|
|
|
|
ENDP
|
|
|
|
ALIGN
|
|
|
|
;*******************************************************************************
|
|
; User Stack and Heap initialization
|
|
;*******************************************************************************
|
|
IF :DEF:__MICROLIB
|
|
|
|
EXPORT __initial_sp
|
|
EXPORT __heap_base
|
|
EXPORT __heap_limit
|
|
|
|
ELSE
|
|
|
|
IMPORT __use_two_region_memory
|
|
EXPORT __user_initial_stackheap
|
|
|
|
__user_initial_stackheap
|
|
|
|
LDR R0, = Heap_Mem
|
|
LDR R1, =(Stack_Mem + Stack_Size)
|
|
LDR R2, = (Heap_Mem + Heap_Size)
|
|
LDR R3, = Stack_Mem
|
|
BX LR
|
|
|
|
ALIGN
|
|
|
|
ENDIF
|
|
|
|
END
|