Embedded/tinyusb
1
0
Fork 0
mirror of https://github.com/hathach/tinyusb.git synced 2025-01-24 05:42:57 +08:00
Code Issues Packages Projects Releases Wiki Activity
4,722 Commits 10 Branches 15 Tags
Commit Graph

215 Commits

Author SHA1 Message Date
Reinhard Panhuber
37be0ca732 Fix formatting, get rid of all tabs. 2020-08-20 20:09:44 +02:00
Reinhard Panhuber
c14f68e2c1 Commit before sharing. 
Setup a test example - UNTESTED!
Missing: Start transmitting audio data in set_interface.
 2020-08-19 21:07:43 +02:00
Reinhard Panhuber
6309364722 Merge remote-tracking branch 'upstream/master' into uac2 
Conflicts:
	src/device/usbd.c
	src/device/usbd.h
	src/portable/st/synopsys/dcd_synopsys.c
 2020-08-16 14:08:24 +02:00
Reinhard Panhuber
444e4d2821 Add EP close. Fix bug in set_interface within audio. 2020-08-16 13:48:25 +02:00
Jerzy Kasenberg
e8d50a3c57 Add dcd_edpt_close() to synopsys 
Endpoint close was implemented only in one driver so far.
This function is needed for interfaces with several alternate settings.

The way FIFO is allocated in dcd_edpt_open() allows to correctly close
only one IN endpoint (the one that was opened last).
 2020-08-14 14:29:35 +02:00
Jerzy Kasenberg
88c5e2a37f Fix synopsys fifo flush during stall 
Wrong FIFO was flushed in dcd_edpt_stall().
(epnum - 1) should only be used when accessing DIEPTXF registers.

For DIEPCTL and GRSTCTL epnum is correct index.
 2020-08-12 10:26:36 +02:00
Ha Thach
6f3378f71d
Merge pull request #476 from kasjer/kasjer/fix-synopsys-fix-iso-frame-bit 
Fix synopsys odd/even frame bit for IN ISO endpoints
 2020-08-05 22:36:05 +07:00
Jerzy Kasenberg
e9aa36a6e8 Fix synopsys odd/even frame bit for IN ISO endpoints 
For ISO endpoint driver has to specify when data
is to be transmitted (odd or even frame).
Currently code was not updating this bit resulting in
data being sent every other frame.
If interval was 1ms full data packed was sent every 2ms, and
ZLP was sent in between.
 2020-08-04 09:32:41 +02:00
Reinhard Panhuber
c557bf7b2e Implement dynamic FIFO RAM allocation according to configuration desc. 2020-08-03 19:48:05 +02:00
hathach
acde49ccc9
enable pull-up in dcd_init() instead of usbd 2020-08-01 20:14:58 +07:00
Jerzy Kasenberg
c3b0389f10 Fix synopsys size check for ISO endpoint 
Constraint was incorrect for ISO endpoint as stated in TODO.
 2020-07-31 15:52:21 +02:00
hathach
10a8ef7614
fix nested extern declaration of 'SystemCoreClock' [-Werror=nested-externs] 2020-07-29 17:04:47 +07:00
Reinhard Panhuber
01903a4a6d Implement dynamic reallocation of RX and TX fifos for EP0. 
Tested with EP0 size 8/16/32/64.
 2020-07-27 21:03:20 +02:00
Reinhard Panhuber
5e3f90cd6e add 'set_EP0_max_pkt_size(...)' and fix EP0 size to 64 bytes after reset 2020-07-26 19:21:30 +02:00
hathach
0fd074afd8
change REDUCE_SPEED=0/1 to explicitly SPEED=high/full 
update readme, boards.md to add link to new stm boards
 2020-07-08 16:29:48 +07:00
Ha Thach
a192d99bf0
Merge pull request #457 from UweBonnes/add-stm-hs 
Add stm hs
 2020-07-05 14:07:08 +07:00
Uwe Bonnes
fd38178189 STM32/OTG_HS: Allow OTG_HS port to run at FS speed. 
Add "REDUCE_SPEED=1" to the compile options.
 2020-07-03 10:52:57 +02:00
hathach
ad5ae8c31d
update per review 2020-07-03 14:50:39 +07:00
hathach
a09a86d299
fix NVIC disable typo 2020-07-03 01:19:02 +07:00
hathach
4cec866994
correct HSE_VALUE in hal_conf 
- although it is define in CFLAGS, it is worth to correct to be
consistent with other build
- extract set_speed()
 2020-07-02 14:57:00 +07:00
hathach
9a290febcd
change default port some stm bsp 
- f769disco default port is highspeed port1
- remove PORT0 on stlink since the board only populated HS connector
 2020-07-02 11:58:40 +07:00
hathach
4966fb2e13 clean up 2020-07-02 01:25:21 +07:00
hathach
c2289777f7 Merge branch 'add-stm-hs' of github.com:hathach/tinyusb into add-stm-hs 2020-07-01 23:53:33 +07:00
Uwe Bonnes
196bdbc702 st/synopsys/dcd_synopsys.c: Remove USBC PHY PLL stabilization delay for now 
While the ST code has a 2 ms stabilization delay for the USBC PHY PLL,
running without this delay showed no problem for at leat 10 USB un/replug
cycles. Observe for problems!
 2020-07-01 14:45:07 +02:00
hathach
d2450abaaf only set turnaround in reset complete 2020-07-01 18:51:04 +07:00
hathach
e3974d6869 correctly set turn around according to cpu clock 
help to run with low speed mcu
 2020-07-01 18:44:52 +07:00
hathach
a512a31c9d Merge branch 'master' into add-stm-hs 2020-07-01 17:58:02 +07:00
hathach
ed1b670c55 clean up code 2020-07-01 17:57:37 +07:00
Jan Dümpelmann
378e6aab8c Clear ep0_pending if rx short packet 2020-06-30 17:56:25 +02:00
Jan Dümpelmann
9e35ef73f7 Fix receiving of short packet data (ep out) 2020-06-30 12:55:39 +02:00
Uwe Bonnes
30a18e2605 stm32f723disco: USB HS enumerates. 2020-06-30 11:07:53 +02:00
Uwe Bonnes
05bfd9ac4a dcd_synopsys: Handle HS and FS IP in one device 
FIXME: Allow run-time selection to allow to handle both HS and FS with
one file

F746 HS port enumerates with error
config 1 interface 2 altsetting 0 bulk endpoint 0x3 has invalid maxpacket 64
 2020-06-30 11:02:41 +02:00
hathach
ab75998316 Merge branch 'master' into add-stm-hs 2020-06-30 01:55:57 +07:00
Ha Thach
268ab9eaa8
Merge pull request #399 from duempel/redesign_synopsys_receive 
Improvements to Synopsys EP OUT
 2020-06-29 16:02:40 +07:00
Jan Dümpelmann
99df7789a7 Add author name to dcd_synopsys.c 2020-06-29 10:55:03 +02:00
Jan Dümpelmann
4f69bcea7e Remove EP0 remaining bytes manipulation 
Renaming edpt_xact to edpt_schedule_packets
 2020-06-26 17:18:25 +02:00
Jan Dümpelmann
067287ef91 Add transaction (edpt_xact) as sub transfer 
A transfer can have one or multiple transactions.
Usually only EP0 splits one xfer into multiple xact.
 2020-06-18 17:18:28 +02:00
Mengsk
9ffb9b69a4 Disable SOF in dcd_stm32_fsdev 
Signed-off-by: Mengsk <admin@hifiphile.com>
 2020-06-18 14:18:00 +02:00
Mengsk
57b553e023 Fix IAR warnings. 
Pa039 : use of address of unaligned structure member.
Pe188: enumerated type mixed with another type.
 2020-06-17 10:08:33 +02:00
hathach
667eaa6dd6 fix stm32h743 priority with freeRTOS 2020-06-16 00:03:52 +07:00
hathach
2dd1be13e5 Enhance EP FIFO allocation for both Fullspeed and Highspeed 
- Update shared RX FIFO calculation with FS/HS
- IN FIFO EP
  - Interrupt -> use EPSize
  - Bulk/ISO  -> use  max(EPSize, remaining-fifo / non-opened-EPIN)
 2020-06-15 23:17:49 +07:00
Jan Dümpelmann
4399dd1b06 cherry pick PR399 commit : Interrupt time improvements 2020-06-14 19:13:31 +07:00
hathach
f438aedccb overwrite setup packet 2020-06-14 18:29:38 +07:00
hathach
710c54f8cb allow hs ep open with 512 bytes 2020-06-01 01:36:09 +07:00
hathach
f771afe6af fixed EP0 size to 64 since LS is not supported in device mode 
- set turn-around and report actual speed in Enum Done
- add dcd_event_bus_reset() helper to report speed
 2020-05-31 23:43:29 +07:00
hathach
5ffba8536d able to detect as hs 2020-05-31 19:41:22 +07:00
hathach
d4bf777c94 try to get synopsys work with OTG HS + external PHY 2020-05-27 11:01:33 +07:00
hathach
947c3eb10d multiple port support for global otg base 2020-05-26 16:07:48 +07:00
hathach
b7ab60aa44 suporting multiple port (OTG FS + HS) for stm32 2020-05-26 15:52:02 +07:00
Jan Dümpelmann
42edbc0006 Allow EP0 to use xfer sizes larger than one packet 2020-05-15 22:26:14 +02:00