mirror of
https://github.com/hathach/tinyusb.git
synced 2025-02-07 05:54:11 +08:00
160 lines
8.8 KiB
C
160 lines
8.8 KiB
C
/*
|
|
* Copyright 2023 NXP
|
|
* All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
/***********************************************************************************************************************
|
|
* This file was generated by the MCUXpresso Config Tools. Any manual edits made to this file
|
|
* will be overwritten if the respective MCUXpresso Config Tools is used to update this file.
|
|
**********************************************************************************************************************/
|
|
|
|
/* clang-format off */
|
|
/*
|
|
* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
|
|
!!GlobalInfo
|
|
product: Pins v14.0
|
|
processor: MCXA153
|
|
package_id: MCXA153VLH
|
|
mcu_data: ksdk2_0
|
|
processor_version: 0.14.3
|
|
pin_labels:
|
|
- {pin_num: '38', pin_signal: P3_12/LPUART2_RTS_B/CT1_MAT2/PWM0_X0, label: LED_RED, identifier: LED_RED}
|
|
* BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
|
|
*/
|
|
/* clang-format on */
|
|
|
|
#include "fsl_common.h"
|
|
#include "fsl_port.h"
|
|
#include "fsl_gpio.h"
|
|
#include "pin_mux.h"
|
|
|
|
/* FUNCTION ************************************************************************************************************
|
|
*
|
|
* Function Name : BOARD_InitBootPins
|
|
* Description : Calls initialization functions.
|
|
*
|
|
* END ****************************************************************************************************************/
|
|
void BOARD_InitBootPins(void)
|
|
{
|
|
BOARD_InitPins();
|
|
}
|
|
|
|
/* clang-format off */
|
|
/*
|
|
* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
|
|
BOARD_InitPins:
|
|
- options: {callFromInitBoot: 'true', coreID: cm33_core0, enableClock: 'true'}
|
|
- pin_list:
|
|
- {pin_num: '38', peripheral: GPIO3, signal: 'GPIO, 12', pin_signal: P3_12/LPUART2_RTS_B/CT1_MAT2/PWM0_X0, direction: OUTPUT, gpio_init_state: 'false', slew_rate: fast,
|
|
open_drain: disable, drive_strength: low, pull_select: down, pull_enable: disable, input_buffer: enable, invert_input: normal}
|
|
* BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
|
|
*/
|
|
/* clang-format on */
|
|
|
|
/* FUNCTION ************************************************************************************************************
|
|
*
|
|
* Function Name : BOARD_InitPins
|
|
* Description : Configures pin routing and optionally pin electrical features.
|
|
*
|
|
* END ****************************************************************************************************************/
|
|
void BOARD_InitPins(void)
|
|
{
|
|
RESET_PeripheralReset(kLPUART0_RST_SHIFT_RSTn);
|
|
RESET_PeripheralReset(kPORT0_RST_SHIFT_RSTn);
|
|
CLOCK_SetClockDiv(kCLOCK_DivLPUART0, 1u);
|
|
CLOCK_AttachClk(kFRO12M_to_LPUART0);
|
|
|
|
/* write to PORT0: Peripheral clock is enabled */
|
|
CLOCK_EnableClock(kCLOCK_GatePORT0);
|
|
|
|
/* Write to GPIO3: Peripheral clock is enabled */
|
|
CLOCK_EnableClock(kCLOCK_GateGPIO3);
|
|
/* Write to PORT3: Peripheral clock is enabled */
|
|
CLOCK_EnableClock(kCLOCK_GatePORT3);
|
|
/* GPIO3 peripheral is released from reset */
|
|
RESET_ReleasePeripheralReset(kGPIO3_RST_SHIFT_RSTn);
|
|
/* PORT3 peripheral is released from reset */
|
|
RESET_ReleasePeripheralReset(kPORT3_RST_SHIFT_RSTn);
|
|
|
|
const port_pin_config_t port3_12_pin38_config = {/* Internal pull-up/down resistor is disabled */
|
|
kPORT_PullDisable,
|
|
/* Low internal pull resistor value is selected. */
|
|
kPORT_LowPullResistor,
|
|
/* Fast slew rate is configured */
|
|
kPORT_FastSlewRate,
|
|
/* Passive input filter is disabled */
|
|
kPORT_PassiveFilterDisable,
|
|
/* Open drain output is disabled */
|
|
kPORT_OpenDrainDisable,
|
|
/* Low drive strength is configured */
|
|
kPORT_LowDriveStrength,
|
|
/* Normal drive strength is configured */
|
|
kPORT_NormalDriveStrength,
|
|
/* Pin is configured as P3_12 */
|
|
kPORT_MuxAlt0,
|
|
/* Digital input enabled */
|
|
kPORT_InputBufferEnable,
|
|
/* Digital input is not inverted */
|
|
kPORT_InputNormal,
|
|
/* Pin Control Register fields [15:0] are not locked */
|
|
kPORT_UnlockRegister};
|
|
/* PORT3_12 (pin 38) is configured as P3_12 */
|
|
PORT_SetPinConfig(PORT3, 12U, &port3_12_pin38_config);
|
|
|
|
const port_pin_config_t port0_2_pin51_config = {/* Internal pull-up resistor is enabled */
|
|
kPORT_PullUp,
|
|
/* Low internal pull resistor value is selected. */
|
|
kPORT_LowPullResistor,
|
|
/* Fast slew rate is configured */
|
|
kPORT_FastSlewRate,
|
|
/* Passive input filter is disabled */
|
|
kPORT_PassiveFilterDisable,
|
|
/* Open drain output is disabled */
|
|
kPORT_OpenDrainDisable,
|
|
/* Low drive strength is configured */
|
|
kPORT_LowDriveStrength,
|
|
/* Normal drive strength is configured */
|
|
kPORT_NormalDriveStrength,
|
|
/* Pin is configured as LPUART0_RXD */
|
|
kPORT_MuxAlt2,
|
|
/* Digital input enabled */
|
|
kPORT_InputBufferEnable,
|
|
/* Digital input is not inverted */
|
|
kPORT_InputNormal,
|
|
/* Pin Control Register fields [15:0] are not locked */
|
|
kPORT_UnlockRegister};
|
|
/* PORT0_2 (pin 51) is configured as LPUART0_RXD */
|
|
PORT_SetPinConfig(PORT0, 2U, &port0_2_pin51_config);
|
|
|
|
const port_pin_config_t port0_3_pin52_config = {/* Internal pull-up resistor is enabled */
|
|
kPORT_PullUp,
|
|
/* Low internal pull resistor value is selected. */
|
|
kPORT_LowPullResistor,
|
|
/* Fast slew rate is configured */
|
|
kPORT_FastSlewRate,
|
|
/* Passive input filter is disabled */
|
|
kPORT_PassiveFilterDisable,
|
|
/* Open drain output is disabled */
|
|
kPORT_OpenDrainDisable,
|
|
/* Low drive strength is configured */
|
|
kPORT_LowDriveStrength,
|
|
/* Normal drive strength is configured */
|
|
kPORT_NormalDriveStrength,
|
|
/* Pin is configured as LPUART0_TXD */
|
|
kPORT_MuxAlt2,
|
|
/* Digital input enabled */
|
|
kPORT_InputBufferEnable,
|
|
/* Digital input is not inverted */
|
|
kPORT_InputNormal,
|
|
/* Pin Control Register fields [15:0] are not locked */
|
|
kPORT_UnlockRegister};
|
|
/* PORT0_3 (pin 52) is configured as LPUART0_TXD */
|
|
PORT_SetPinConfig(PORT0, 3U, &port0_3_pin52_config);
|
|
|
|
}
|
|
/***********************************************************************************************************************
|
|
* EOF
|
|
**********************************************************************************************************************/
|