MMC/project/MMC_gate.area

50 lines
2.2 KiB
Plaintext
Raw Permalink Normal View History

2023-05-13 11:44:53 +08:00
standard
***Report Model: CortexM0_SoC***
IO Statistics
2023-05-13 12:10:21 +08:00
#IO 56
#input 14
#output 40
#inout 2
2023-05-13 11:44:53 +08:00
LUT Statistics
2023-05-24 09:45:07 +08:00
#Total_luts 11759
#lut4 7404
#lut5 1636
2023-05-13 11:44:53 +08:00
#lut6 0
#lut5_mx41 0
2023-05-13 12:10:21 +08:00
#lut4_alu1b 2719
2023-05-13 11:44:53 +08:00
Utilization Statistics
2023-05-24 09:45:07 +08:00
#lut 11759 out of 19600 59.99%
#reg 4733 out of 19600 24.15%
2023-05-13 11:44:53 +08:00
#le 0
2023-05-13 12:10:21 +08:00
#dsp 13 out of 29 44.83%
#bram 39 out of 64 60.94%
#bram9k 35
#fifo9k 4
2023-05-13 11:44:53 +08:00
#bram32k 0 out of 16 0.00%
2023-05-24 09:45:07 +08:00
#dram 144
2023-05-13 11:44:53 +08:00
#adc 1 out of 1 100.00%
2023-05-13 12:10:21 +08:00
#pad 56 out of 186 30.11%
#ireg 5
#oreg 6
2023-05-13 11:44:53 +08:00
#treg 0
2023-05-13 12:10:21 +08:00
#pll 3 out of 4 75.00%
2023-05-13 11:44:53 +08:00
Report Hierarchy Area:
+------------------------------------------------------------------------------+
|Instance |Module |lut |ripple |seq |bram |dsp |
+------------------------------------------------------------------------------+
2023-05-24 09:45:07 +08:00
|top |CortexM0_SoC |9040 |2719 |4744 |39 |13 |
2023-05-13 12:10:21 +08:00
| FM_HW |FM_HW |685 |1206 |693 |0 |10 |
| FM_Demodulation |FM_Demodulation |568 |1069 |593 |0 |9 |
2023-05-24 09:45:07 +08:00
| ethernet_i0 |ethernet_test |2952 |1152 |2376 |7 |0 |
| mac_test0 |mac_test |2827 |1105 |2274 |7 |0 |
| mac_top0 |mac_top |2378 |1066 |2191 |7 |0 |
2023-05-13 12:10:21 +08:00
| mac_rx0 |mac_rx_top |541 |143 |775 |0 |0 |
2023-05-24 09:45:07 +08:00
| mac_tx0 |mac_tx_top |1252 |604 |950 |6 |0 |
| udp0 |udp_tx |382 |310 |369 |6 |0 |
2023-05-13 12:10:21 +08:00
| u_logic |cortexm0ds_logic |4813 |173 |1316 |0 |3 |
2023-05-13 11:44:53 +08:00
+------------------------------------------------------------------------------+