mirror of
https://github.com/JefferyLi0903/MMC.git
synced 2025-02-06 10:28:22 +08:00
40 lines
1.1 KiB
XML
40 lines
1.1 KiB
XML
<?xml version="1.0" encoding="utf-8"?>
|
|
<PLLConfig version="1.0">
|
|
<GeneralConfig>
|
|
<Type>PLL</Type>
|
|
<Device>EG4S20BG256</Device>
|
|
<create_VHDL>false</create_VHDL>
|
|
</GeneralConfig>
|
|
<Page1>
|
|
<speed_grade>Any</speed_grade>
|
|
<input_frequency>50.0000000000000000Mhz</input_frequency>
|
|
<feedback_mode>Normal</feedback_mode>
|
|
<clk_num>CLKC0</clk_num>
|
|
<enable_standby>ENABLE</enable_standby>
|
|
<enable_reset>ENABLE</enable_reset>
|
|
<pll_lock>ENABLE</pll_lock>
|
|
</Page1>
|
|
<Page2>
|
|
<bandwidth_setting>Medium</bandwidth_setting>
|
|
</Page2>
|
|
<Page3>
|
|
<setting>frequncy_setting</setting>
|
|
<multiplication_factor>2</multiplication_factor>
|
|
<division_factor>1</division_factor>
|
|
<clocks>
|
|
<clock>
|
|
<id>0</id>
|
|
<clock_division_factor>12</clock_division_factor>
|
|
<clock_frequency>100.0000000000000000Mhz</clock_frequency>
|
|
<phase_shift>0.0000000000000000deg</phase_shift>
|
|
</clock>
|
|
<clock>
|
|
<id>3</id>
|
|
<clock_division_factor>50</clock_division_factor>
|
|
<clock_frequency>24.0000000000000000Mhz</clock_frequency>
|
|
<phase_shift>0.0000000000000000deg</phase_shift>
|
|
</clock>
|
|
</clocks>
|
|
</Page3>
|
|
</PLLConfig>
|