FPGA/SM3_core
1
0
Fork 0
mirror of https://github.com/ljgibbslf/SM3_core.git synced 2024-08-18 19:54:12 +08:00
Code Issues Projects Releases Wiki Activity

edit run script for first release

Browse Source
This commit is contained in:
lf 2020-07-29 16:42:14 +08:00
parent 59c245a289
commit 2a7a84e72c
1 changed files with 12 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
sim/run/run_sim.bat
View File

@ -12,9 +12,19 @@ REM
REM usage: run_sim.bat REM usage: run_sim.bat
REM REM
REM **************************************************************************** REM ****************************************************************************
set bin_path=C:\modeltech64_10.5\win64 set bin_path=%LM_LICENSE_FILE%
call :get_root_path %bin_path%
:get_root_path
rem modelsim root path
set bin_path=%~dp1
set bin_path=%bin_path%/win64
REM set bin_path=C:\modeltech64_10.5\win64
REM call %bin_path%/vsim -do "do ../script/{run_sm3_expnd_tb.do}" -l run_sim.log REM call %bin_path%/vsim -do "do ../script/{run_sm3_expnd_tb.do}" -l run_sim.log
call %bin_path%/vsim -do "do ../script/run_sm3_cmprss_tb.do" -l run_sim.log REM call %bin_path%/vsim -do "do ../script/run_sm3_cmprss_tb.do" -l run_sim.log
call %bin_path%/vsim -do "do ../script/run_sm3_core_top_tb_wth_cmodel.do" -l run_sim.log
if "%errorlevel%"=="1" goto END if "%errorlevel%"=="1" goto END
if "%errorlevel%"=="0" goto SUCCESS if "%errorlevel%"=="0" goto SUCCESS