FPGA/SM3_core
1
0
Fork 0
mirror of https://github.com/ljgibbslf/SM3_core.git synced 2024-08-18 19:54:12 +08:00
Code Issues Projects Releases Wiki Activity

Update README.md

Browse Source
This commit is contained in:
fan Li 2020-07-29 19:09:44 +08:00 committed by GitHub
parent 214259a928
commit 47a07b32bc
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
README.md
View File

@ -59,7 +59,7 @@ SM3算法采用Merkle-Damgård结构，消息分组长度512比特，摘要结
下图是一个例子，输入数据共 9 个字节，分为 3 个周期输入，其中前两个周期为完整的 32 bit 字，第三个周期输入字不对称，仅高字节有效，因此 msg_inpt_vld_byte 信号为 4'b1000。
![image-20200729185602230](/doc/example_img.png)
![image-20200729185602230](https://github.com/ljgibbslf/SM3_core/blob/master/doc/example_img.png)
### 实现与测试