FPGA/SM3_core
1
0
Fork 0
mirror of https://github.com/ljgibbslf/SM3_core.git synced 2024-08-18 19:54:12 +08:00
Code Issues Projects Releases Wiki Activity

增加可配置的 SM3 加法器

Browse Source
This commit is contained in:
lf 2020-08-05 11:03:55 +08:00
parent cf1852bbed
commit 6a57175cbb
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
rtl/inc/sm3_cfg.v
View File

@ -65,4 +65,5 @@
//定义 SM3 迭代压缩中的加法方式-----------------------
//直接使用加法符，使工具推断
`define SM3_CMPRSS_DIRECT_ADD
//显式例化 CSA 加法器 在 SM3_CMPRSS_DIRECT_ADD 未定义时有效
`define SM3_CMPRSS_CSA_ADD

3
rtl/util/sm3_adder.v
View File

@ -1,4 +1,5 @@
`timescale 1ns / 1ps
`include "sm3_cfg.v"
//////////////////////////////////////////////////////////////////////////////////
// Company: SHU
// Engineer: lf
@ -27,8 +28,6 @@ module sm3_adder(
output [31:0] R
);
`define SM3_CMPRSS_CSA_ADD
`ifdef SM3_CMPRSS_CSA_ADD
//使用CSA加法器
csa_adder_3i_32b U_csa_adder_3i_32b(