FPGA/SM3_core
1
0
Fork 0
mirror of https://github.com/ljgibbslf/SM3_core.git synced 2024-08-18 19:54:12 +08:00
Code Issues Projects Releases Wiki Activity

更新接口，新增 EXPND 接口

Browse Source
This commit is contained in:
lf 2020-07-26 23:17:35 +08:00
parent ac09a656f9
commit 8dfbfe5370
1 changed files with 30 additions and 19 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

49
rtl/if/sm3_if.sv
View File

@ -15,28 +15,39 @@
// Revision 0.01 - File Created // Revision 0.01 - File Created
////////////////////////////////////////////////////////////////////////////////// //////////////////////////////////////////////////////////////////////////////////
interface sm3_if; interface sm3_if;
logic clk; logic clk;
logic rst_n; logic rst_n;
logic [`INPT_DW1:0] msg_inpt_d;
logic [`INPT_BYTE_DW1:0] msg_inpt_vld_byte;
logic msg_inpt_vld;
logic msg_inpt_lst;
logic msg_inpt_rdy;
logic [`INPT_DW1:0] msg_inpt_d_i; logic pad_otpt_ena;
logic [`INPT_BYTE_DW1:0] msg_inpt_vld_byte_i; logic [`INPT_DW1:0] pad_otpt_d;
logic msg_inpt_vld_i; logic pad_otpt_lst;
logic msg_inpt_lst_i; logic pad_otpt_vld;
logic pad_otpt_ena_i; logic expnd_otpt_ena;
logic [`INPT_DW1:0] expnd_otpt_wj;
logic [`INPT_DW1:0] expnd_otpt_wjj;
logic expnd_otpt_lst;
logic expnd_otpt_vld;
logic msg_inpt_rdy_o; modport PAD (
logic [`INPT_DW1:0] pad_otpt_d_o; input clk,rst_n,msg_inpt_d,msg_inpt_vld_byte,msg_inpt_vld,msg_inpt_lst,pad_otpt_ena,
logic pad_otpt_lst_o; output msg_inpt_rdy,pad_otpt_d,pad_otpt_lst,pad_otpt_vld
logic pad_otpt_vld_o; );
modport MONITOR (
input clk,rst_n,msg_inpt_d,msg_inpt_vld_byte,msg_inpt_vld,msg_inpt_lst,pad_otpt_ena,
msg_inpt_rdy,pad_otpt_d,pad_otpt_lst,pad_otpt_vld
);
modport EXPND (
input clk,rst_n,expnd_otpt_ena,pad_otpt_d,pad_otpt_lst,pad_otpt_vld,
output expnd_otpt_wj,expnd_otpt_wjj,expnd_otpt_lst,expnd_otpt_vld,pad_otpt_ena
);
modport PAD (
input clk,rst_n,msg_inpt_d_i,msg_inpt_vld_byte_i,msg_inpt_vld_i,msg_inpt_lst_i,pad_otpt_ena_i,
output msg_inpt_rdy_o,pad_otpt_d_o,pad_otpt_lst_o,pad_otpt_vld_o
);
modport MONITOR (
input clk,rst_n,msg_inpt_d_i,msg_inpt_vld_byte_i,msg_inpt_vld_i,msg_inpt_lst_i,pad_otpt_ena_i,
msg_inpt_rdy_o,pad_otpt_d_o,pad_otpt_lst_o,pad_otpt_vld_o
);
endinterface //sm3_if endinterface //sm3_if