From ac09a656f9a3cec013b470083bc6efe946e405e2 Mon Sep 17 00:00:00 2001
From: lf <15201710458@163.com>
Date: Sun, 26 Jul 2020 23:17:18 +0800
Subject: [PATCH] =?UTF-8?q?=E6=B7=BB=E5=8A=A0=E7=94=A8=E4=BA=8E=E4=BB=BF?=
 =?UTF-8?q?=E7=9C=9F=E7=9A=84=E8=84=9A=E6=9C=AC?=
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

---
 .gitignore              |  3 +++
 run/run_sim.bat         | 23 +++++++++++++++++++++++
 run/run_sm3_expnd_tb.do | 34 ++++++++++++++++++++++++++++++++++
 3 files changed, 60 insertions(+)
 create mode 100644 run/run_sim.bat
 create mode 100644 run/run_sm3_expnd_tb.do

diff --git a/.gitignore b/.gitignore
index 8bdea4b..5d3ae77 100644
--- a/.gitignore
+++ b/.gitignore
@@ -1 +1,4 @@
 run/sm3_core/*
+run/run_sim.log
+run/run.log
+run/vsim.wlf
diff --git a/run/run_sim.bat b/run/run_sim.bat
new file mode 100644
index 0000000..05de307
--- /dev/null
+++ b/run/run_sim.bat
@@ -0,0 +1,23 @@
+@echo off
+REM ****************************************************************************
+REM Vivado (TM) v2018.3 (64-bit)
+REM adapt by ljgibbs / lf_gibbs@163.com for design:sm3_core
+REM 
+REM Filename    : run_sim.bat
+REM Simulator   : Mentor Graphics ModelSim Simulator
+REM Description : Script for compiling the simulation design source files
+REM
+REM Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
+REM
+REM usage: run_sim.bat
+REM
+REM ****************************************************************************
+set bin_path=C:\modeltech64_10.5\win64
+call %bin_path%/vsim -do "do {run_sm3_expnd_tb.do}" -l run_sim.log
+
+if "%errorlevel%"=="1" goto END
+if "%errorlevel%"=="0" goto SUCCESS
+:END
+exit 1
+:SUCCESS
+exit 0
\ No newline at end of file
diff --git a/run/run_sm3_expnd_tb.do b/run/run_sm3_expnd_tb.do
new file mode 100644
index 0000000..5d1d82d
--- /dev/null
+++ b/run/run_sm3_expnd_tb.do
@@ -0,0 +1,34 @@
+#////////////////////////////////////////////////////////////////////////////////
+# Author:        ljgibbs / lf_gibbs@163.com
+# Create Date: 2020/07/26 
+# Design Name: sm3
+# Module Name: run_sm3_expnd_tb
+# Description:
+#      运行 sm3 扩展模块 tb 的 Modelsim 脚本
+#          - 使用相对路径
+#          - 使用库 sm3_core
+# Revision:
+# Revision 0.01 - File Created
+#////////////////////////////////////////////////////////////////////////////////
+
+vlib sm3_core
+
+vlog -64 -incr -work sm3_core  "+incdir+../rtl/inc" \
+"../rtl/*.v" \
+
+vlog -64 -incr -sv -work sm3_core  "+incdir+../rtl/inc" \
+"../rtl/*.v"  \
+"../rtl/if/*.sv" \
+"../rtl/wrppr/*.sv" \
+"../tb/*.sv" \
+
+vsim -voptargs="+acc" -t 1ps   -L unisims_ver -L unimacro_ver -L secureip -lib sm3_core sm3_core.tb_sm3_pad_top;
+
+add wave *
+
+view wave
+view structure
+view signals
+log -r /*
+
+restart -f;run 2us