FPGA/USTC-RVSoC
1
0
Fork 0
mirror of https://github.com/WangXuan95/USTC-RVSoC.git synced 2025-01-30 23:02:55 +08:00
Code Issues Projects Releases Wiki Activity

rm .gitignore

Browse Source
This commit is contained in:
WangXuan95 2022-04-07 17:17:41 +08:00
parent 7b3af4c460
commit 69f9d22ffa
1 changed files with 0 additions and 71 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

71
.gitignore vendored
View File

@ -1,71 +0,0 @@
*.bak
*.qws
*.rpt
*.done
*.smsg
*.summary
*.pin
*.dat
*.dbs
*.vhd
*.prw
*.psm
*.mti
**/db/
**/incremental_db/
**/simulation/
*.suo
**/bin/Debug
**/bin/Release
**/obj/Debug
**/obj/Release
**/riscv32-elf-tools-windows/*.bin
**/USTCRVSoC-nexys4.runs
**/USTCRVSoC-nexys4/*.log
**/USTCRVSoC-nexys4.sim
!Nexys4_USTCRVSoC_top.bit
**/software/ASM
**/Quartus/UART_ISP_TEST
##############quartus###################
db
greybox_tmp
incremental_db
output_files
simulation
*.qws
*.ddb
*.xml
*.csv
*.wlf
*.bak
*.tmp2
*1.v
*.html
*.xml
*.rpt
*.stp
*.echo
*.done
*.smsg
*.summary
*.jdi
*.qdf
*.jic
##############modelsim###################
work
*.mpf
*.mti
*.wlf
*.vstf
wlf*
transcript
virtuals.do
wave.do
*.ini
*.tr
*.ver