FPGA/USTC-RVSoC
1
0
Fork 0
mirror of https://github.com/WangXuan95/USTC-RVSoC.git synced 2025-01-30 23:02:55 +08:00
Code Issues Projects Releases Wiki Activity

Update README.md

Browse Source
This commit is contained in:
王轩 2019-07-09 15:16:16 +08:00 committed by GitHub
parent 577c1620de
commit b907a107ac
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
README.md
View File

@ -1,3 +1,7 @@
![build](https://img.shields.io/badge/build-passing-green.svg)
![test](https://img.shields.io/badge/test-100%-green.svg)
![docs](https://img.shields.io/badge/docs-passing-green.svg)
USTCRVSoC USTCRVSoC
=========================== ===========================
一个用 SystemVerilog 编写的，基于 RISC-V 的，普林斯顿结构的 SoC 一个用 SystemVerilog 编写的，基于 RISC-V 的，普林斯顿结构的 SoC