FPGA/USTC-RVSoC
1
0
Fork 0
mirror of https://github.com/WangXuan95/USTC-RVSoC.git synced 2025-01-30 23:02:55 +08:00
Code Issues Projects Releases Wiki Activity

chore: 添加modelsim和quartus工程的gitignore

Browse Source
This commit is contained in:
kdurant_h 2019-04-22 22:02:50 +08:00
parent df43dd1898
commit cac1b99f6e
1 changed files with 71 additions and 28 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

43
.gitignore vendored
View File

@ -26,3 +26,46 @@
!Nexys4_USTCRVSoC_top.bit !Nexys4_USTCRVSoC_top.bit
**/software/ASM **/software/ASM
**/Quartus/UART_ISP_TEST **/Quartus/UART_ISP_TEST
##############quartus###################
db
greybox_tmp
incremental_db
output_files
simulation
*.qws
*.ddb
*.xml
*.csv
*.wlf
*.bak
*.tmp2
*1.v
*.html
*.xml
*.rpt
*.stp
*.echo
*.done
*.smsg
*.summary
*.jdi
*.qdf
*.jic
##############modelsim###################
work
*.mpf
*.mti
*.wlf
*.vstf
wlf*
transcript
virtuals.do
wave.do
*.ini
*.tr
*.ver