FPGA/USTC-RVSoC
1
0
Fork 0
mirror of https://github.com/WangXuan95/USTC-RVSoC.git synced 2025-01-30 23:02:55 +08:00
Code Issues Projects Releases Wiki Activity
21 Commits 1 Branch 0 Tags
Commit Graph

3 Commits

Author SHA1 Message Date
WangXuan95
60629d6755 add instr ram 2019-02-08 00:38:18 +08:00
WangXuan95
f7afec8097 优化VGA电路面积、并向ISP-UART中加入设置boot-addr的功能 2019-02-07 15:30:28 +08:00
WangXuan95
d12408b6d7 first commit 2019-02-05 16:19:46 +08:00