FPGA/USTC-RVSoC
1
0
Fork 0
mirror of https://github.com/WangXuan95/USTC-RVSoC.git synced 2025-01-30 23:02:55 +08:00
Code Issues Projects Releases Wiki Activity
62 Commits 1 Branch 0 Tags
Commit Graph

3 Commits

Author SHA1 Message Date
WangXuan95
7b3af4c460 update 2022-04-07 17:12:33 +08:00
WangXuan95
dfb750b8d5 合并ISP-UART和USER-UART，添加Nexys4开发板工程 2019-02-26 19:50:47 +08:00
WangXuan95
d12408b6d7 first commit 2019-02-05 16:19:46 +08:00