FPGA/USTC-RVSoC
1
0
Fork 0
mirror of https://github.com/WangXuan95/USTC-RVSoC.git synced 2024-12-24 22:58:56 +08:00
Code Issues Projects Releases Wiki Activity
32 Commits 1 Branch 0 Tags
Commit Graph

11 Commits

Author SHA1 Message Date
WangXuan95
c5d3b371e2 delete .suo 2019-03-04 13:17:09 +08:00
WangXuan95
97fc852568 优化regfile资源占用 2019-03-03 16:02:00 +08:00
WangXuan95
fda5b623ec 优化regfile资源占用 2019-03-03 16:01:25 +08:00
WangXuan95
fee391c8f5 优化regfile资源占用 2019-03-03 16:00:37 +08:00
WangXuan95
72108ce6b6 优化regfile资源占用 2019-03-03 15:58:27 +08:00
WangXuan95
337027642b 优化Core和VGA的资源消耗 2019-03-03 02:44:10 +08:00
WangXuan95
e36557d90f 优化Core和VGA的资源消耗 2019-03-03 02:42:38 +08:00
WangXuan95
6ac644f407 修正readme 2019-02-28 13:47:08 +08:00
WangXuan95
d575a41c58 remove test 2019-02-26 20:01:54 +08:00
WangXuan95
0840f54aa6 合并ISP-UART和USER-UART，添加Nexys4开发板工程 2019-02-26 19:45:11 +08:00
WangXuan95
b5c93cb6ce 合并ISP-UART和USER-UART，添加Nexys4开发板工程 2019-02-26 19:36:30 +08:00