WangXuan95
|
b48d610c63
|
完善README
|
2019-03-21 01:28:31 +08:00 |
|
WangXuan95
|
56f1f735da
|
完善README
|
2019-03-21 00:14:36 +08:00 |
|
WangXuan95
|
62ae41de46
|
完善README
|
2019-03-21 00:12:09 +08:00 |
|
WangXuan95
|
4ee38db502
|
简化流水线
|
2019-03-13 02:49:52 +08:00 |
|
WangXuan95
|
51c599dc7c
|
简化指令总线接口
|
2019-03-10 22:42:33 +08:00 |
|
WangXuan95
|
52b5e214bc
|
简化指令总线接口
|
2019-03-10 22:41:16 +08:00 |
|
WangXuan95
|
87e580c4af
|
修正forward与branch同时发生时的bug
|
2019-03-08 02:34:24 +08:00 |
|
WangXuan95
|
192393aab3
|
添加一些汇编测试样例
|
2019-03-06 18:39:59 +08:00 |
|
WangXuan95
|
9dc7bb0145
|
优化regfile资源占用
|
2019-03-04 13:19:13 +08:00 |
|
WangXuan95
|
c5d3b371e2
|
delete .suo
|
2019-03-04 13:17:09 +08:00 |
|
WangXuan95
|
97fc852568
|
优化regfile资源占用
|
2019-03-03 16:02:00 +08:00 |
|
WangXuan95
|
fda5b623ec
|
优化regfile资源占用
|
2019-03-03 16:01:25 +08:00 |
|
WangXuan95
|
fee391c8f5
|
优化regfile资源占用
|
2019-03-03 16:00:37 +08:00 |
|
WangXuan95
|
72108ce6b6
|
优化regfile资源占用
|
2019-03-03 15:58:27 +08:00 |
|
WangXuan95
|
337027642b
|
优化Core和VGA的资源消耗
|
2019-03-03 02:44:10 +08:00 |
|
WangXuan95
|
e36557d90f
|
优化Core和VGA的资源消耗
|
2019-03-03 02:42:38 +08:00 |
|
WangXuan95
|
6ac644f407
|
修正readme
|
2019-02-28 13:47:08 +08:00 |
|
WangXuan95
|
d575a41c58
|
remove test
|
2019-02-26 20:01:54 +08:00 |
|
WangXuan95
|
dfb750b8d5
|
合并ISP-UART和USER-UART,添加Nexys4开发板工程
|
2019-02-26 19:50:47 +08:00 |
|
WangXuan95
|
0840f54aa6
|
合并ISP-UART和USER-UART,添加Nexys4开发板工程
|
2019-02-26 19:45:11 +08:00 |
|
WangXuan95
|
b5c93cb6ce
|
合并ISP-UART和USER-UART,添加Nexys4开发板工程
|
2019-02-26 19:36:30 +08:00 |
|
WangXuan95
|
61656055c5
|
add USTCRVSoC-tool source files
|
2019-02-16 15:12:48 +08:00 |
|
WangXuan95
|
3c5624a703
|
add USTCRVSoC-tool source files
|
2019-02-16 15:12:18 +08:00 |
|
WangXuan95
|
ccb6d06344
|
add USTCRVSoC-tool source files
|
2019-02-16 15:10:01 +08:00 |
|
WangXuan95
|
f341b05171
|
add USTCRVSoC source code
|
2019-02-16 15:05:52 +08:00 |
|
WangXuan95
|
7ca3838f7c
|
new readme
|
2019-02-11 21:50:31 +08:00 |
|
WangXuan95
|
5d06a5f041
|
new readme
|
2019-02-11 21:40:34 +08:00 |
|
WangXuan95
|
1265d3feb1
|
new
|
2019-02-11 17:31:09 +08:00 |
|
WangXuan95
|
1052db682c
|
add USTCRVSoC tool
|
2019-02-11 17:23:53 +08:00 |
|
WangXuan95
|
4abb2fe48a
|
add USTCRVSoC-tool
|
2019-02-11 17:01:30 +08:00 |
|
WangXuan95
|
03c5b6e19a
|
add USTCRVSoC-tool
|
2019-02-11 16:56:18 +08:00 |
|
WangXuan95
|
60629d6755
|
add instr ram
|
2019-02-08 00:38:18 +08:00 |
|
WangXuan95
|
1bde11bf98
|
modify readme
|
2019-02-07 19:36:33 +08:00 |
|
WangXuan95
|
f7afec8097
|
优化VGA电路面积、并向ISP-UART中加入设置boot-addr的功能
|
2019-02-07 15:30:28 +08:00 |
|
WangXuan95
|
e48645e52a
|
add readme
|
2019-02-05 21:24:26 +08:00 |
|
WangXuan95
|
ecd130b427
|
add readme
|
2019-02-05 21:22:07 +08:00 |
|
WangXuan95
|
eb9ba55969
|
add readme
|
2019-02-05 21:20:39 +08:00 |
|
WangXuan95
|
23a684c5fc
|
add readme
|
2019-02-05 21:19:18 +08:00 |
|
WangXuan95
|
95111fe668
|
add readme
|
2019-02-05 17:00:24 +08:00 |
|
WangXuan95
|
d12408b6d7
|
first commit
|
2019-02-05 16:19:46 +08:00 |
|