FPGA/USTC-RVSoC
1
0
Fork 0
mirror of https://github.com/WangXuan95/USTC-RVSoC.git synced 2025-01-30 23:02:55 +08:00
Code Issues Projects Releases Wiki Activity
52 Commits 1 Branch 0 Tags
Commit Graph

8 Commits

Author SHA1 Message Date
WangXuan95
62ae41de46 完善README 2019-03-21 00:12:09 +08:00
WangXuan95
52b5e214bc 简化指令总线接口 2019-03-10 22:41:16 +08:00
WangXuan95
9dc7bb0145 优化regfile资源占用 2019-03-04 13:19:13 +08:00
WangXuan95
e36557d90f 优化Core和VGA的资源消耗 2019-03-03 02:42:38 +08:00
WangXuan95
b5c93cb6ce 合并ISP-UART和USER-UART，添加Nexys4开发板工程 2019-02-26 19:36:30 +08:00
WangXuan95
61656055c5 add USTCRVSoC-tool source files 2019-02-16 15:12:48 +08:00
WangXuan95
ccb6d06344 add USTCRVSoC-tool source files 2019-02-16 15:10:01 +08:00
WangXuan95
f341b05171 add USTCRVSoC source code 2019-02-16 15:05:52 +08:00