FPGA/USTC-RVSoC
1
0
Fork 0
mirror of https://github.com/WangXuan95/USTC-RVSoC.git synced 2025-01-30 23:02:55 +08:00
Code Issues Projects Releases Wiki Activity
31 Commits 1 Branch 0 Tags
Commit Graph

5 Commits

Author SHA1 Message Date
WangXuan95
72108ce6b6 优化regfile资源占用 2019-03-03 15:58:27 +08:00
WangXuan95
b5c93cb6ce 合并ISP-UART和USER-UART，添加Nexys4开发板工程 2019-02-26 19:36:30 +08:00
WangXuan95
3c5624a703 add USTCRVSoC-tool source files 2019-02-16 15:12:18 +08:00
WangXuan95
f341b05171 add USTCRVSoC source code 2019-02-16 15:05:52 +08:00
WangXuan95
03c5b6e19a add USTCRVSoC-tool 2019-02-11 16:56:18 +08:00