FPGA/USTC-RVSoC
1
0
Fork 0
mirror of https://github.com/WangXuan95/USTC-RVSoC.git synced 2025-01-30 23:02:55 +08:00
Code Issues Projects Releases Wiki Activity
61 Commits 1 Branch 0 Tags
Commit Graph

3 Commits

Author SHA1 Message Date
WangXuan95
52b5e214bc 简化指令总线接口 2019-03-10 22:41:16 +08:00
WangXuan95
192393aab3 添加一些汇编测试样例 2019-03-06 18:39:59 +08:00
WangXuan95
b5c93cb6ce 合并ISP-UART和USER-UART，添加Nexys4开发板工程 2019-02-26 19:36:30 +08:00