FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-02-04 07:12:56 +08:00
Code Issues Releases Wiki Activity
basic_verilog/.gitmodules

7 lines
349 B
Plaintext
Raw Normal View History

Added fresh submodule
2022-12-02 17:32:23 +03:00
[submodule "vivado_design_space_explorer_template"]
path = vivado_design_space_explorer_template
url = https://github.com/pConst/vivado_design_space_explorer_template.git
More submodules
2022-12-09 16:02:14 +03:00
[submodule "quartus_design_space_explorer_template"]
path = quartus_design_space_explorer_template
url = https://github.com/pConst/quartus_design_space_explorer_template.git
Reference in New Issue Copy Permalink