mirror of
https://github.com/pConst/basic_verilog.git
synced 2025-02-04 07:12:56 +08:00
36 lines
1.7 KiB
Coq
36 lines
1.7 KiB
Coq
|
// Copyright 2007 Altera Corporation. All rights reserved.
|
||
|
|
// Altera products are protected under numerous U.S. and foreign patents,
|
||
|
|
// maskwork rights, copyrights and other intellectual property laws.
|
||
|
|
//
|
||
|
|
// This reference design file, and your use thereof, is subject to and governed
|
||
|
|
// by the terms and conditions of the applicable Altera Reference Design
|
||
|
|
// License Agreement (either as signed by you or found at www.altera.com). By
|
||
|
|
// using this reference design file, you indicate your acceptance of such terms
|
||
|
|
// and conditions between you and Altera Corporation. In the event that you do
|
||
|
|
// not agree with such terms and conditions, you may not use the reference
|
||
|
|
// design file and please promptly destroy any copies you have made.
|
||
|
|
//
|
||
|
|
// This reference design file is being provided on an "as-is" basis and as an
|
||
|
|
// accommodation and therefore all warranties, representations or guarantees of
|
||
|
|
// any kind (whether express, implied or statutory) including, without
|
||
|
|
// limitation, warranties of merchantability, non-infringement, or fitness for
|
||
|
|
// a particular purpose, are specifically disclaimed. By making this reference
|
||
|
|
// design file available, Altera expressly does not recommend, suggest or
|
||
|
|
// require that this reference design file be used in combination with any
|
||
|
|
// other product not provided by Altera.
|
||
|
|
/////////////////////////////////////////////////////////////////////////////
|
||
|
|
|
||
|
|
module compress_32 (a,b,c,oo,ot);
|
||
|
|
parameter WIDTH = 16;
|
||
|
|
input [WIDTH-1:0] a,b,c;
|
||
|
|
output [WIDTH-1:0] oo,ot;
|
||
|
|
|
||
|
|
genvar i;
|
||
|
|
generate
|
||
|
|
for (i=0; i<WIDTH; i=i+1)
|
||
|
|
begin : cmp
|
||
|
|
assign oo[i] = a[i] ^ b[i] ^ c[i];
|
||
|
|
assign ot[i] = (a[i] & b[i]) | (a[i] & c[i]) | (b[i] & c[i]);
|
||
|
|
end
|
||
|
|
endgenerate
|
||
|
|
endmodule
|