2021-10-28 10:03:57 +03:00
|
|
|
#------------------------------------------------------------------------------
|
|
|
|
|
# .gitignore for Mentor Modelsim
|
2022-05-16 18:58:36 +03:00
|
|
|
# published as part of https://github.com/pConst/basic_verilog
|
2021-10-28 10:03:57 +03:00
|
|
|
# Konstantin Pavlov, pavlovconst@gmail.com
|
|
|
|
|
#------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
|
|
# INFO ------------------------------------------------------------------------
|
|
|
|
|
# rename the file to ".gitignore" and place into your testbench directory
|
|
|
|
|
#
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
transcript
|
|
|
|
|
work*
|
|
|
|
|
modelsim.ini
|
|
|
|
|
start_time.txt
|
|
|
|
|
vsim.wlf
|
|
|
|
|
|
