mirror of
https://github.com/pConst/basic_verilog.git
synced 2025-01-28 07:02:55 +08:00
17 lines
536 B
Bash
17 lines
536 B
Bash
|
#! /usr/bin/env bash
|
||
|
|
|
||
|
|
#------------------------------------------------------------------------------
|
||
|
|
# published as part of https://github.com/pConst/basic_verilog
|
||
|
|
# Konstantin Pavlov, pavlovconst@gmail.com
|
||
|
|
#------------------------------------------------------------------------------
|
||
|
|
|
||
|
|
# Script to perform HLS IP synthesis
|
||
|
|
# see ../example_projects/vitis_hls_prj_template_v1/ for complete example
|
||
|
|
|
||
|
|
if [ ! -d "./proj" ]; then
|
||
|
|
source vitis_hls_csynth.sh
|
||
|
|
fi
|
||
|
|
|
||
|
|
vitis_hls -eval 'export_design -flow syn -rtl verilog -format ip_catalog'
|
||
|
|
|