mirror of
https://github.com/pConst/basic_verilog.git
synced 2025-01-28 07:02:55 +08:00
53 lines
1.8 KiB
Coq
53 lines
1.8 KiB
Coq
|
/*
|
||
|
|
Copyright (C) 2004 Pablo Bleyer Kocik.
|
||
|
|
|
||
|
|
Redistribution and use in source and binary forms, with or without
|
||
|
|
modification, are permitted provided that the following conditions are met:
|
||
|
|
|
||
|
|
1. Redistributions of source code must retain the above copyright notice, this
|
||
|
|
list of conditions and the following disclaimer.
|
||
|
|
|
||
|
|
2. Redistributions in binary form must reproduce the above copyright notice,
|
||
|
|
this list of conditions and the following disclaimer in the documentation
|
||
|
|
and/or other materials provided with the distribution.
|
||
|
|
|
||
|
|
3. The name of the author may not be used to endorse or promote products
|
||
|
|
derived from this software without specific prior written permission.
|
||
|
|
|
||
|
|
THIS SOFTWARE IS PROVIDED BY THE AUTHOR "AS IS" AND ANY EXPRESS OR IMPLIED
|
||
|
|
WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
|
||
|
|
MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO
|
||
|
|
EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
||
|
|
SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
|
||
|
|
PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
|
||
|
|
BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER
|
||
|
|
IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
||
|
|
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
||
|
|
POSSIBILITY OF SUCH DAMAGE.
|
||
|
|
*/
|
||
|
|
|
||
|
|
/** @file
|
||
|
|
BlockRAM model
|
||
|
|
*/
|
||
|
|
|
||
|
|
module blockram(
|
||
|
|
clk, rst,
|
||
|
|
enb, wen, addr, din, dout
|
||
|
|
);
|
||
|
|
parameter width = 8, depth = 10, size = 1<<depth;
|
||
|
|
|
||
|
|
input clk, rst, enb, wen;
|
||
|
|
input [depth-1:0] addr;
|
||
|
|
input [width-1:0] din;
|
||
|
|
output reg [width-1:0] dout;
|
||
|
|
|
||
|
|
reg [width-1:0] ram[0:size-1];
|
||
|
|
|
||
|
|
always @(posedge clk)
|
||
|
|
if (rst) dout <= 'hx; // uninitialized
|
||
|
|
else if (enb)
|
||
|
|
if (wen) ram[addr] <= din;
|
||
|
|
else dout <= ram[addr];
|
||
|
|
|
||
|
|
endmodule
|