1
0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
basic_verilog/scripts/opt_design.tcl

10 lines
404 B
Tcl
Raw Normal View History

2024-03-12 17:52:08 +03:00
#------------------------------------------------------------------------------
# opt_design.tcl
# published as part of https://github.com/pConst/basic_verilog
# Konstantin Pavlov, pavlovconst@gmail.com
#------------------------------------------------------------------------------
opt_design -directive ExploreWithRemap
opt_design -aggressive_remap -resynth_remap -propconst -bufg_opt -mbufg_opt