FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-02-04 07:12:56 +08:00
Code Issues Releases Wiki Activity
basic_verilog/example_projects/testbench_template_tb/compile.bat

1 line
28 B
Batchfile
Raw Normal View History

Added testbench template
2021-11-01 14:47:08 +03:00
modelsim.exe -do compile.tcl
Reference in New Issue Copy Permalink