FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity

CP script update

Browse Source
This commit is contained in:
Konstantin Pavlov 2023-02-19 01:48:43 +03:00
parent 58c10b0fcb
commit 0523320552
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
scripts/cp_recursively.bat
View File

@ -24,6 +24,9 @@ for /R /d %%D in (*) do (
if exist clean_vivado.bat cp -dv j:\basic_verilog\scripts\clean_vivado.bat .\clean_vivado.bat
if exist clean_gowin.bat cp -dv j:\basic_verilog\scripts\clean_gowin.bat .\clean_gowin.bat
if exist clean_modelsim.bat cp -dv j:\basic_verilog\scripts\clean_modelsim.bat .\clean_modelsim.bat
if exist delay.sv cp -dv j:\basic_verilog\scripts\delay.sv .\delay.sv
if exist edge_detect.sv cp -dv j:\basic_verilog\scripts\edge_detect.sv .\edge_detect.sv
)
pause