FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity

Added Quartus project cleaning script

Browse Source
This commit is contained in:
Konstantin Pavlov 2020-05-22 11:45:23 +03:00
parent c2ec8d320d
commit 05fd57f2b8
1 changed files with 38 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

38
scripts/clean_quartus.bat Normal file
View File

@ -0,0 +1,38 @@
@echo off
rem ------------------------------------------------------------------------------
rem clean.bat
rem Konstantin Pavlov, pavlovconst@gmail.com
rem ------------------------------------------------------------------------------
rem Use this file as a boilerplate for your custom clean script
rem for Quartus projects
SET PROJ=MY_PROLECT_NAME
rem Common junk files
del /s /q .\%PROJ%.qws
del /s /q .\c5_pin_model_dump.txt
rem Compilation databases
del /s /f /q .\db\*
rmdir /s /q .\db\
del /s /f /q .\incremental_db\*
rmdir /s /q .\incremental_db\
rem Output directory
del /s /f /q .\OUTPUT\*
rmdir /s /q .\OUTPUT\
rem Design space explorer files
del /s /f /q .\dse\*
rmdir /s /q .\dse\
del /s /q .\dse1_base.qpf
del /s /q .\dse1_base.qsf
del /s /q .\%PROJ%.dse.rpt
del /s /q .\%PROJ%.archive.rpt
rem Early power estimator files
del /s /q .\%PROJ%_early_pwr.csv
pause
exit