FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-28 07:02:55 +08:00
Code Issues Releases Wiki Activity

Update benchmark_results.txt

Browse Source
This commit is contained in:
Konstantin Pavlov 2024-05-16 11:46:11 +03:00 committed by GitHub
parent ccf136a5b9
commit 098067e1b0
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 11 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
benchmark_projects/benchmark_results.txt
View File

@ -36,8 +36,19 @@ quartus_benchmark - 1m 58s ( Quartus Lite 20.1.1 )
vivado_benchmark - 4m 07s ( Vivado 2021.2 )
vivado_benchmark - 4m 05s ( Vivado 2022.1 )
Intel i7 13700K, RAM 128GB, Windows 10
------------------------------------
quartus_benchmark - 2m 34s ( Quartus Lite 20.1.1 )
vivado_benchmark - 3m 47s ( Vivado 2022.1 )
AMD Ryzen 9 7900X, DDR5 2x32GB (на частоте 5200 МГц), MB на чипсете B650, NMVe (1000 ГБ SSD M.2 Samsung 970 EVO Plus)
------------------------------------
vivado_benchmark - 1m 39s ( Vivado 2023.1.2 ) - by dxp from electronix.ru forum
Laptop Core i7-8750H CPU @ 2.20GHz, 32Gb RAM, SSD Samsung 990, Windows 10
------------------------------------
vivado_benchmark - 5m 18s ( Vivado 2023.2 )