mirror of
https://github.com/pConst/basic_verilog.git
synced 2025-01-14 06:42:54 +08:00
Added modelsim / questasim error code cat
This commit is contained in:
parent
9d51a2b2d2
commit
0a7385391a
39412
info/list_of_all_questa_error_codes.txt
Normal file
39412
info/list_of_all_questa_error_codes.txt
Normal file
File diff suppressed because it is too large
Load Diff
Loading…
x
Reference in New Issue
Block a user