FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity

Fixed Questa support in testbench_template

Browse Source
This commit is contained in:
Konstantin Pavlov 2022-12-29 16:42:27 +03:00
parent 88db449245
commit 11ca69c348
3 changed files with 11 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
example_projects/testbench_template_tb/compile.sh Normal file
View File

@ -0,0 +1,9 @@
#!/bin/bash
# questa_compile.sh
# Konstantin Pavlov, pavlovconst@gmail.com
#
# This is a support script for launching "Questasim compile script" on Linux
vsim -do compile.tcl

4
example_projects/testbench_template_tb/compile.tcl
View File

@ -4,7 +4,7 @@
#------------------------------------------------------------------------------
# INFO ------------------------------------------------------------------------
# Modelsim compile script
# Modelsim/Questa compile script
# based on "ModelSimSE general compile script version 1.1" by Doulos
# launch the script by "vsim -do compile.tcl" command on linux
@ -71,7 +71,7 @@ foreach {library file_list} $library_file_list {
set last_compile_time $time_now
# Load the simulation
eval vsim $vsim_params $top_level
eval vsim -voptargs=+acc $vsim_params $top_level
# Load saved wave patterns
do wave.do

9
scripts/modelsim_compile.sh
View File

@ -1,9 +0,0 @@
#!/bin/bash
# modelsim_compile.sh
# Konstantin Pavlov, pavlovconst@gmail.com
#
# This is a support script for launching "Modelsim compile script" on Linux
vsim -do modelsim_compile.tcl