FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-28 07:02:55 +08:00
Code Issues Releases Wiki Activity

Added scripts

Browse Source
This commit is contained in:
Konstantin Pavlov 2022-08-24 12:42:56 +03:00
parent 3d0bb13dda
commit 2543bcd567
2 changed files with 29 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
scripts/compile_flow_quartus.bat Normal file
View File

@ -0,0 +1,18 @@
@echo off
rem ----------------------------------------------------------------------------
rem compile_flow_quartus.bat
rem Konstantin Pavlov, pavlovconst@gmail.com
rem ----------------------------------------------------------------------------
rem The simplest way to compile Quartus project from commandline
for /R %%f in (*.qpf) do (
echo "Project name is %%~nf"
quartus_sh --flow compile %%~nf
)
echo "DONE!"
pause
exit

11
scripts/convert_sof_to_jic.bat Normal file
View File

@ -0,0 +1,11 @@
@echo off
rem ----------------------------------------------------------------------------
rem convert_sof_to_jic.bat
rem Konstantin Pavlov, pavlovconst@gmail.com
rem ----------------------------------------------------------------------------
echo "onverting .SOF to .JIC"
del /s /q .\out\SYNC_MM_PG_prj_128.jic
quartus_cpf -c -d EPCQ128 -s 5CGXFC4C7 .\out\PRJ_NAME.sof .\out\PRJ_NAME_128.jic