FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-28 07:02:55 +08:00
Code Issues Releases Wiki Activity

Quartus demands to split if conditions

Browse Source
This commit is contained in:
Konstantin Pavlov 2021-11-09 05:34:16 +03:00
parent 2499f3a2ea
commit 29df4d58b8
1 changed files with 6 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
cdc_strobe.sv
View File

@ -65,7 +65,9 @@ module cdc_strobe (
// buffering strb1 // buffering strb1
logic strb1_b = 1'b0; logic strb1_b = 1'b0;
always @(posedge clk1 or posedge arst) begin always @(posedge clk1 or posedge arst) begin
if( arst || ~nrst1 ) begin if( arst ) begin
strb1_b <= '0;
end else if( ~nrst1 ) begin // Quartus demands to split these if conditions
strb1_b <= '0; strb1_b <= '0;
end else begin end else begin
strb1_b <= strb1; strb1_b <= strb1;
@ -90,7 +92,9 @@ module cdc_strobe (
// gray counter does not need a synchronizer // gray counter does not need a synchronizer
logic [1:0][1:0] gc_b = '0; logic [1:0][1:0] gc_b = '0;
always @(posedge clk2 or posedge arst) begin always @(posedge clk2 or posedge arst) begin
if( arst || ~nrst2 ) begin if( arst ) begin
gc_b[1:0] <= {2{gc_FP_ATTR[1:0]}};
end else if( ~nrst2 ) begin // Quartus demands to split these if conditions
gc_b[1:0] <= {2{gc_FP_ATTR[1:0]}}; gc_b[1:0] <= {2{gc_FP_ATTR[1:0]}};
end else begin end else begin
gc_b[1:0] <= {gc_b[0],gc_FP_ATTR[1:0]}; // shifting left gc_b[1:0] <= {gc_b[0],gc_FP_ATTR[1:0]}; // shifting left