FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-02-04 07:12:56 +08:00
Code Issues Releases Wiki Activity

Add scripts

Browse Source
This commit is contained in:
Konstantin Pavlov 2023-03-27 14:18:58 +03:00
parent 454f71e80e
commit 319de86e86
2 changed files with 31 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
scripts/create_ramdisk.sh Normal file
View File

@ -0,0 +1,7 @@
#!/bin/bash
mkdir -p /media/const/ramdisk
sudo chmod 777 /media/const/ramdisk
sudo mount -t tmpfs -o size=32768M tmpfs /media/const/ramdisk
cd /media/const/ramdisk

24
scripts/show_runs_progress.tcl Normal file
View File

@ -0,0 +1,24 @@
#------------------------------------------------------------------------------
# show_runs_progress.tcl
# Konstantin Pavlov, pavlovconst@gmail.com
#------------------------------------------------------------------------------
# INFO ------------------------------------------------------------------------
# Get current progress for every Vivado run that is currently running
set my_runs [get_runs]
puts "Progress:"
foreach run_i $my_runs {
set status [get_property STATUS [get_runs $run_i]]
if {[string match "Running*" $status]} {
puts -nonewline "$run_i: "
puts -nonewline "$status, "
puts -nonewline [file rootname [get_property PROGRESS [get_runs $run_i]]]
puts "%"
}
}