FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity

Added Modelsim cleaning script

Browse Source
This commit is contained in:
Konstantin Pavlov 2021-05-27 12:54:51 +03:00
parent aa52420d17
commit 48e9ddef7e
2 changed files with 17 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
scripts/hard_clean_modelsim.bat Normal file
View File

@ -0,0 +1,16 @@
@echo off
rem ------------------------------------------------------------------------------
rem hard_clean_modelsim.bat
rem Konstantin Pavlov, pavlovconst@gmail.com
rem ------------------------------------------------------------------------------
del /s /f /q .\work\*
rmdir /s /q .\work\
del /s /f /q .\modelsim.ini
del /s /f /q .\start_time.txt
del /s /f /q .\transcript
del /s /f /q .\vsim.wlf
pause
exit

2
scripts/hard_clean_vivado.bat
View File

@ -1,6 +1,6 @@
@echo off
rem ------------------------------------------------------------------------------
rem clean.bat
rem hard_clean_vivado.bat
rem Konstantin Pavlov, pavlovconst@gmail.com
rem ------------------------------------------------------------------------------