FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity

Update Modelsim gitignore

Browse Source
This commit is contained in:
Konstantin Pavlov 2022-07-03 16:38:37 +03:00
parent 65c465506b
commit 5abae5370e
2 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
gitignores/.gitignore_modelsim
View File

@ -14,4 +14,5 @@ work*
modelsim.ini
start_time.txt
vsim.wlf
vish_stacktrace.vstf

1
scripts/clean_modelsim.bat
View File

@ -12,6 +12,7 @@ del /s /q .\wave.do
del /s /q .\modelsim.ini
del /s /q .\start_time.txt
del /s /q .\vsim.wlf
del /s /q .\vish_stacktrace.vstf
del /s /f /q .\work\*
rmdir /s /q .\work\