FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity

Minor fix for read_ahead_buf

Browse Source
This commit is contained in:
Konstantin Pavlov 2022-11-11 15:51:08 +03:00
parent a9f7d50998
commit 65e4657650
1 changed files with 2 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
read_ahead_buf.sv
View File

@ -120,14 +120,11 @@ module read_ahead_buf #( parameter
logic latch_req; logic latch_req;
logic [DATA_W-1:0] r_data_latch; logic [DATA_W-1:0] r_data_latch;
always_comb begin always_comb begin
latch_req = (fantom_read || normal_read) || latch_req = ( fantom_read || normal_read ) ||
( fifo_empty && r_req ); // buffer depletion ( fifo_empty && r_req ); // buffer depletion
if( ( fantom_read || normal_read ) || if( latch_req ) begin
( fifo_empty && r_req ) ) begin
r_data_latch[DATA_W-1:0] = fifo_r_data[DATA_W-1:0]; r_data_latch[DATA_W-1:0] = fifo_r_data[DATA_W-1:0];
//end else if( fifo_empty && r_req ) begin // buffer depletion
// r_data_latch[DATA_W-1:0] = '0;
end else begin end else begin
r_data_latch[DATA_W-1:0] = '0; r_data_latch[DATA_W-1:0] = '0;
end end