FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity

Updated EdgeDetect module instantiation

Browse Source
This commit is contained in:
Konstantin Pavlov (fm) 2018-12-07 11:26:03 +03:00
parent 24312652ab
commit 6b22c900b1
12 changed files with 30 additions and 45 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

0
main_tb.v → 00_obsolete/main_tb.v
View File

4
ActionBurst2_tb.v
View File

@ -1,5 +1,5 @@
//--------------------------------------------------------------------------------
// SimWrapper.v
// ActionBurst2_tb.v
// Konstantin Pavlov, pavlovconst@gmail.com
//--------------------------------------------------------------------------------
@ -9,7 +9,7 @@
`timescale 1ns / 1ps
module SimWrapper();
module ActionBurst2_tb();
reg clk200;
initial begin

4
ActionBurst_tb.v
View File

@ -1,5 +1,5 @@
//--------------------------------------------------------------------------------
// SimWrapper.v
// ActionBurst_tb.v
// Konstantin Pavlov, pavlovconst@gmail.com
//--------------------------------------------------------------------------------
@ -9,7 +9,7 @@
`timescale 1ns / 1ps
module SimWrapper();
module ActionBurst_tb();
reg clk200;
initial begin

4
DeBounce_tb.v
View File

@ -1,5 +1,5 @@
//--------------------------------------------------------------------------------
// Main_TB.v
// DeBounce_tb.v
// Konstantin Pavlov, pavlovconst@gmail.com
//--------------------------------------------------------------------------------
@ -9,7 +9,7 @@
`timescale 1ns / 1ps
module Main_tb();
module DeBounce_tb();
reg clk200;
initial begin

5
Encoder_tb.v
View File

@ -1,6 +1,5 @@
//--------------------------------------------------------------------------------
// Encoder_test project, 201601
// Main_tb.v
// Encoder_tb.v
// Konstantin Pavlov, pavlovconst@gmail.com
//--------------------------------------------------------------------------------
@ -10,7 +9,7 @@
`timescale 1ns / 1ps
module Main_tb();
module Encoder_tb();
reg clk200;
initial begin

10
PulseGen_tb.v
View File

@ -1,6 +1,5 @@
//--------------------------------------------------------------------------------
// PulseGen_test project, 201512
// Main_tb.v
// PulseGen.v
// Konstantin Pavlov, pavlovconst@gmail.com
//--------------------------------------------------------------------------------
@ -10,12 +9,12 @@
`timescale 1ns / 1ps
module Main_tb();
module PulseGen_tb();
reg clk200;
initial begin
#0 clk200 = 1;
forever
forever
#2.5 clk200 = ~clk200;
end
@ -62,6 +61,5 @@ PulseGen PG1 (clk200,~rst,1,1,1'b1,start,busy1,out1);
wire busy2,out2;
PulseGen PG2 (clk200,~rst,{28'b0,RandomNumber1[3:0]},{28'b0,RandomNumber1[7:4]},1'b0,&RandomNumber1[2:0],busy2,out2);
endmodule

8
ReverseVector_tb.sv
View File

@ -55,11 +55,9 @@ ClkDivider #(
);
logic [31:0] E_DerivedClocks;
EdgeDetect #(
.WIDTH( 32 )
) ED1 (
.clk( clk200 ),
.nrst( nrst_once ),
EdgeDetect ED1[31:0] (
.clk( {32{clk200}} ),
.nrst( {32{nrst_once}} ),
.in( DerivedClocks[31:0] ),
.rising( E_DerivedClocks[31:0] ),
.falling( ),

8
bin2pos_tb.sv
View File

@ -55,11 +55,9 @@ ClkDivider #(
);
logic [31:0] E_DerivedClocks;
EdgeDetect #(
.WIDTH( 32 )
) ED1 (
.clk( clk200 ),
.nrst( nrst_once ),
EdgeDetect ED1[31:0] (
.clk( {32{clk200}} ),
.nrst( {32{nrst_once}} ),
.in( DerivedClocks[31:0] ),
.rising( E_DerivedClocks[31:0] ),
.falling( ),

8
fifo_tb.sv
View File

@ -55,11 +55,9 @@ ClkDivider #(
);
logic [31:0] E_DerivedClocks;
EdgeDetect #(
.WIDTH( 32 )
) ED1 (
.clk( clk200 ),
.nrst( nrst_once ),
EdgeDetect ED1[31:0] (
.clk( {32{clk200}} ),
.nrst( {32{nrst_once}} ),
.in( DerivedClocks[31:0] ),
.rising( E_DerivedClocks[31:0] ),
.falling( ),

8
lifo_tb.sv
View File

@ -55,11 +55,9 @@ ClkDivider #(
);
logic [31:0] E_DerivedClocks;
EdgeDetect #(
.WIDTH( 32 )
) ED1 (
.clk( clk200 ),
.nrst( nrst_once ),
EdgeDetect ED1[31:0] (
.clk( {32{clk200}} ),
.nrst( {32{nrst_once}} ),
.in( DerivedClocks[31:0] ),
.rising( E_DerivedClocks[31:0] ),
.falling( ),

8
main_tb.sv
View File

@ -54,11 +54,9 @@ ClkDivider #(
);
logic [31:0] E_DerivedClocks;
EdgeDetect #(
.WIDTH( 32 )
) ED1 (
.clk( clk200 ),
.nrst( nrst_once ),
EdgeDetect ED1[31:0] (
.clk( {32{clk200}} ),
.nrst( {32{nrst_once}} ),
.in( DerivedClocks[31:0] ),
.rising( E_DerivedClocks[31:0] ),
.falling( ),

8
pos2bin_tb.sv
View File

@ -55,11 +55,9 @@ ClkDivider #(
);
logic [31:0] E_DerivedClocks;
EdgeDetect #(
.WIDTH( 32 )
) ED1 (
.clk( clk200 ),
.nrst( nrst_once ),
EdgeDetect ED1[31:0] (
.clk( {32{clk200}} ),
.nrst( {32{nrst_once}} ),
.in( DerivedClocks[31:0] ),
.rising( E_DerivedClocks[31:0] ),
.falling( ),