FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity

Added script to program Altera/Intel devices

Browse Source
This commit is contained in:
Konstantin Pavlov 2019-10-02 13:40:27 +03:00
parent 928bced8b1
commit 6b99e1fdab
2 changed files with 22 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
scripts/post_flow.tcl → scripts/post_flow_quartus.tcl Executable file → Normal file
View File

@ -1,5 +1,5 @@
#------------------------------------------------------------------------------
# post_flow.tcl
# post_flow_quartus.tcl
# Konstantin Pavlov, pavlovconst@gmail.com
#------------------------------------------------------------------------------

21
scripts/program_all.bat Normal file
View File

@ -0,0 +1,21 @@
@echo off
rem ------------------------------------------------------------------------------
rem program_all.bat
rem Konstantin Pavlov, pavlovconst@gmail.com
rem ------------------------------------------------------------------------------
echo "Listing programmers"
C:\intelFPGA_lite\17.0\quartus\bin64\quartus_pgm -l
echo "Programming first FPGA in the chain"
C:\intelFPGA_lite\17.0\quartus\bin64\quartus_pgm -c ^
"USB-Blaster on 192.168.0.182 [USB-1]" -m jtag -o ^
"P;D:\project1\main.sof@1"
echo "Programming second FPGA in the chain"
C:\intelFPGA_lite\17.0\quartus\bin64\quartus_pgm -c ^
"USB-Blaster on 192.168.0.182 [USB-1]" -m jtag -o ^
"P;D:\project2\main.sof@2"
pause
exit