FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-28 07:02:55 +08:00
Code Issues Releases Wiki Activity

Renaming scripts

Browse Source
This commit is contained in:
Konstantin Pavlov 2019-05-24 14:14:43 +03:00
parent 7399deb17d
commit 6e6b4905c5
4 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
scripts/compile.bat → scripts/modelsim_compile.bat
View File

@ -1,10 +1,10 @@
@echo off
rem ------------------------------------------------------------------------------
rem compile.bat
rem modelsim_compile.bat
rem Konstantin Pavlov, pavlovconst@gmail.com
rem
rem This is a support script for launching "Modelsim compile script" on Windows
rem ------------------------------------------------------------------------------
modelsim.exe -do compile.tcl
modelsim.exe -do modelsim_compile.tcl

4
scripts/compile.sh → scripts/modelsim_compile.sh
View File

@ -1,9 +1,9 @@
#!/bin/bash
# compile.sh
# modelsim_compile.sh
# Konstantin Pavlov, pavlovconst@gmail.com
#
# This is a support script for launching "Modelsim compile script" on Linux
vsim -do compile.tcl
vsim -do modelsim_compile.tcl

0
scripts/compile.tcl → scripts/modelsim_compile.tcl
View File

2
scripts/project_version.tcl → scripts/project_version_auto_increment.tcl
View File

@ -1,5 +1,5 @@
#------------------------------------------------------------------------------
# project_version.tcl
# project_version_auto_increment.tcl
# Konstantin Pavlov, pavlovconst@gmail.com
#------------------------------------------------------------------------------