FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity

Added exporting script for Vivado

Browse Source
This commit is contained in:
Konstantin Pavlov 2021-08-09 16:19:16 +03:00
parent 0cb8ee915c
commit 871c92454e
1 changed files with 23 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

23
scripts/export_autoplaced_pins.tcl Executable file
View File

@ -0,0 +1,23 @@
#------------------------------------------------------------------------------
# export_autoplaced_pins.tcl
# Konstantin Pavlov, pavlovconst@gmail.com
#------------------------------------------------------------------------------
# INFO ------------------------------------------------------------------------
# Use this script for Xilinx Vivado environment to export automaticaly
# placed pins after succesful implementation
#
# Source this script from the TCL Console, after opening implemented design
set f [open export.xdc a]
set my_ports [get_ports]
foreach port_i $my_ports {
puts $f "set_property PACKAGE_PIN [get_property PACKAGE_PIN $port_i] \[get_ports $port_i \] "
}
foreach port_i $my_ports {
puts $f "set_property IOSTANDARD [get_property IOSTANDARD $port_i] \[get_ports $port_i \] "
}
close $f