FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity

Fixed Vivado gitignore

Browse Source
This commit is contained in:
Konstantin Pavlov 2024-05-28 10:28:40 +03:00
parent 0369dc0e8f
commit 89b8dc6a3f
2 changed files with 0 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
example_projects/vivado_test_prj_template_v3/.gitignore vendored
View File

@ -17,11 +17,6 @@
*.sim *.sim
.Xil .Xil
*.srcs/sources*/bd/**
!*.srcs/sources*/bd/**/*.xci
*.srcs/sources*/ip/**
!*.srcs/sources*/ip/**/*.xci
.ioplanning .ioplanning
*.jou *.jou
*.log *.log

5
gitignores/.gitignore_vivado
View File

@ -17,11 +17,6 @@
*.sim *.sim
.Xil .Xil
*.srcs/sources*/bd/**
!*.srcs/sources*/bd/**/*.xci
*.srcs/sources*/ip/**
!*.srcs/sources*/ip/**/*.xci
.ioplanning .ioplanning
*.jou *.jou
*.log *.log