FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity

added script to set project directory in Vivado

Browse Source
This commit is contained in:
Konstantin Pavlov 2020-04-07 14:30:32 +03:00
parent 573cc6e6b8
commit 8d3ea380a9
1 changed files with 14 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
scripts/set_project_directory.tcl Normal file
View File

@ -0,0 +1,14 @@
#------------------------------------------------------------------------------
# set_project_directory.tcl
# Konstantin Pavlov, pavlovconst@gmail.com
#------------------------------------------------------------------------------
# INFO ------------------------------------------------------------------------
# Sets the working directory to the project so that if you generate files they
# are writen to the directory
#
# Place this script as a pre-tcl-script for "Synthesis" step
set work_directory [get_property DIRECTORY [current_project]]
cd $work_directory
puts -nonewline "Changing Directory to " ; pwd