FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity

Added recursive build script

Browse Source
This commit is contained in:
Konstantin Pavlov 2021-11-09 14:47:29 +03:00
parent 29df4d58b8
commit 937edbeb98
1 changed files with 31 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

31
scripts_for_intel_hls/build_recursively.bat Executable file
View File

@ -0,0 +1,31 @@
@echo off
rem ------------------------------------------------------------------------------
rem build_recursively.bat
rem Konstantin Pavlov, pavlovconst@gmail.com
rem ------------------------------------------------------------------------------
rem Use this script to walk through all subdirs and execute build scripts
rem there. Place build script in every subdir that requires build
echo INFO: =====================================================================
echo INFO: build_recursively.bat
echo INFO: The script may sometimes take a long time to complete
for /R %%f in (*) do (
echo %%f | findstr /C:".git" >nul & if ERRORLEVEL 1 (
echo %%f | findstr /C:"b\.bat" >nul & if ERRORLEVEL 1 (
rem
) else (
pushd %%~df%%~pf
echo %%~df%%~pf
@echo | call %%f f
popd
)
)
)
pause
goto :eof