FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity

Update benchmark_results.txt

Browse Source
This commit is contained in:
Konstantin Pavlov 2024-06-27 09:33:04 +03:00 committed by GitHub
parent d61338a4d3
commit 955efdf32d
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
benchmark_projects/benchmark_results.txt
View File

@ -47,6 +47,9 @@ AMD Ryzen 9 7900X, DDR5 2x32GB 5200 МГц, MB B650, NMVe (1000 ГБ SSD M.2 Sam
------------------------------------
vivado_benchmark - 1m 39s ( Vivado 2023.1.2 ) - by dxp from electronix.ru forum
Intel Xeon W-2145, DDR4 32GB, Platform: LENOVO ThinStation P520
------------------------------------
vivado_benchmark - 6m 38s ( Vivado 2021.1 ) - by dtmf73 from electronix.ru forum
Laptop Core i7-8750H CPU @ 2.20GHz, 32GB RAM, SSD Samsung 990, Windows 10
------------------------------------